

## CHAPTER 3 DEBUG MONITOR

3.8	Data Conversion (DC) .....
3.9	Dump S-Records (DU) .....
3.10	Go Direct (GD) .....
3.11	Go To Next Instruction (GN).....
3.12	Go Execute User Program (GO).....
3.13	Go To Temporary Breakpoint (GT).....
3.14	Help (H) .....
3.15	Load S-Records From Host (LO) .....
3.16	Macro Define/Display/Delete (MAL/NOM).....
3.17	Macro Edit (MAE).....
3.18	Macro Expansion Listing Enable/Disable (MEL).....
3.19	Memory Display (MD) .....
3.20	Memory Modify (MM).....
3.21	Memory Set (MS) .....
3.22	Offset Registers Display/Modify (OF) .....
3.23	Printer Attach/Detach (PA/NOPA).....
3.24	Port Format (PF) .....
3.24.1	List Current Port Assignments .....
3.24.2	Port Configuration .....
3.24.3	Port Format Parameters .....
3.24.4	New Port Assignment.....
3.25	Register Display (RD) .....
3.26	Cold/Warm Reset (RESET).....
3.27	Register Modify (RM) .....
3.28	Register Set (RS) .....
3.29	Switch Directories (SD).....
3.30	Trace (T) .....
3.31	Trace On Change Of Control Flow (TC)....
3.32	Transparent Mode (TM) .....
3.33	Trace To Temporary Breakpoint (TT).....
3.34	Verify S-Records Against Memory (VE)...

## CHAPTER 4 ASSEMBLY LANGUAGE

4.1	Introduction.....
4.1.1	M68300 Family Assembly Language .....
4.1.1.1	Machine-Instruction Operation .....
4.1.1.2	Directives.....
4.1.2	M68300 Family Resident Structured .....
4.2	Source Program Coding.....
4.2.1	Source Line Format .....
4.2.1.1	Operation Field.....
4.2.1.2	Operand Field .....

**M68CPU32BUG D**

**USER'S M**

**M68CPU**

© MOTOROLA, INC., 1991

# TABLE OF CONTENTS

Motorola reserves the right to make changes without notice to improve reliability, function or design. Motorola does not assume any responsibility for application or use of any product or circuit described herein without the express written approval of Motorola. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or by any information storage or retrieval system, without the prior written permission of Motorola. Motorola is not authorized for use as components in systems intended for life support applications intended to support or sustain life, or where the failure of the Motorola product could create a situation which may result in death or injury. Buyer shall indemnify and hold Motorola and its distributors harmless against all claims, costs, damages, and expenses, including reasonable attorneys' fees arising out of, directly or indirectly, any claim or litigation resulting from such unintended or unauthorized use, even if such claim or litigation results from alleged negligence or regarding the design or manufacture of the part.

## CHAPTER 1 GENERAL INFORMATION

1.1	Introduction.....	
1.2	General Description .....	
1.3	Using This Manual .....	
1.4	Installation and Start-Up.....	
1.5	System Restart .....	
1.5.1	Reset .....	
1.5.2	Abort.....	
1.5.3	Break .....	
1.6	Memory Requirements .....	
1.7	Terminal Input/Output Control.....	

## CHAPTER 2 DEBUG MODE

2.1	Introduction.....	
2.2	Entering Debugger Command Lines .....	
2.2.1	Syntactic Variables.....	
2.2.1.1	Expression as a Parameter.....	
2.2.1.2	Address as a Parameter.....	
2.2.1.3	Offset Registers .....	
2.2.2	Port Numbers.....	
2.3	Entering And Debugging Programs.....	
2.4	Calling System Utilities From User Program.....	
2.5	Preserving Debugger Operating Environment.....	
2.5.1	CPU32Bug Vector Table and Work Area.....	
2.5.2	CPU32Bug Exception Vectors.....	
2.5.2.1	Using CPU32Bug Target Vector Table.....	
2.5.2.2	Creating Vector Tables.....	
2.5.2.3	CPU32Bug Generalized Exception Vectors.....	
2.6	Function Code Support.....	

## CHAPTER 3 DEBUG MODE COMMANDS

3.1	Introduction.....	
3.2	Block Of Memory Compare (BC) .....	
3.3	Block Of Memory Fill (BF).....	
3.4	Block Of Memory Move (BM).....	
3.5	Breakpoint Insert/Delete (BR/NOBR).....	
3.6	Block Of Memory Search (BS).....	
3.7	Block Of Memory Verify (BV) .....	

**LIST OF**

**FIGURES**

- 1-1. CPU32Bug Operation Mode Flow Diagram
- 1-2. BCC Memory Map .....

**LIST OF**

**TABLES**

- 2-1. Debugger Address Parameter Format.....
- 2-2. CPU32Bug Exception Vectors .....
- 3-1. Debug Monitor Commands .....
- 4-1. CPU32Bug Assembler Addressing Modes.
- 5-1. CPU32Bug System Call Routines .....
- 6-1. MCU CPU Diagnostic Tests.....
- 6-2. Memory Diagnostic Tests.....
- B-1. Self-Test Error Messages.....
- C-1. CPU32Bug Customization Area.....
- C-2. MCU SCI Communication Formats .....
- C-3. Rev. A Chip Selection Summary .....
- C-4. Rev. B Chip Selection Summary .....
- C-5. BCC Rev. C Chip Selection Summary .....
- C-6. PFB Rev. C Compatibility .....

**CHAPTER 4 ASSEMBLER/**

- 4.2.1.3 Disassembled Source Line .....
- 4.2.1.4 Mnemonics and Delimiters .....
- 4.2.1.5 Character Set .....
- 4.2.2 Addressing Modes.....
- 4.2.3 Define Constant Directive (DC.W) ..
- 4.2.4 System Call Directive (SYSCALL) ..
- 4.3 Entering and Modifying Source Program...
- 4.3.1 Executing the Assembler/Disassemb
- 4.3.2 Entering a Source Line .....
- 4.3.3 Entering Branch and Jump Addresse
- 4.3.4 Assembler Output/Program Listings .....

**CHAPTER 5 SY**

- 5.1 Introduction.....
- 5.1.1 Executing System Calls Through TR
- 5.1.2 Input/Output String Formats.....
- 5.2 System Call Routines.....
- 5.2.1 Calculate BCD Equivalent Specified
- 5.2.2 Parse Value, Assign to Variable (.CH
- 5.2.3 Check for Break (.CHKBRK) .....
- 5.2.4 Timer Delay Function (.DELAY).....
- 5.2.5 Unsigned 32 x 32 Bit Divide (.DIVU
- 5.2.6 Erase Line (.ERASLN).....
- 5.2.7 Input Character Routine (.INCHR) ..
- 5.2.8 Input Line Routine (.INLN).....
- 5.2.9 Input Serial Port Status (.INSTAT) ..
- 5.2.10 Unsigned 32 x 32 Bit Multiply (.MU
- 5.2.11 Output Character Routine (.OUTCH
- 5.2.12 Output String Using Pointers (.OUTI
- 5.2.13 Print <CR><LF> (.PCRLF) .....
- 5.2.14 Read Line to Fixed-Length Buffer (.L
- 5.2.15 Read String Into Variable-Length Bu
- 5.2.16 Return to CPU32Bug (.RETURN)...
- 5.2.17 Send Break (.SNDBRK).....
- 5.2.18 Compare Two Strings (.STRCMP) ..
- 5.2.19 Timer Initialization (.TM\_INI).....
- 5.2.20 Read Timer (.TM\_RD).....
- 5.2.21 Start Timer at T=0 (.TM\_STR0) .....
- 5.2.22 Output String with Data (.WRITD/W
- 5.2.23 Output String Using Character Coun

## CHAPTER 6 DIAGNOSTIC MONITOR

6.1	Introduction.....
6.2	Diagnostic Monitor.....
6.2.1	Monitor Start-Up.....
6.2.2	Command Entry and Directories.....
6.2.3	Help (HE).....
6.2.4	Self Test (ST).....
6.2.5	Switch Directories (SD).....
6.2.6	Loop-On-Error Mode (LE).....
6.2.7	Stop-On-Error Mode (SE).....
6.2.8	Loop-Continue Mode (LC).....
6.2.9	Non-Verbose Mode (NV).....
6.2.10	Display Error Counters (DE).....
6.2.11	Clear (Zero) Error Counters (ZE).....
6.2.12	Display Pass Count (DP).....
6.2.13	Zero Pass Count (ZP).....
6.3	Utilities.....
6.3.1	Write Loop.....
6.3.2	Read Loop.....
6.3.3	Write/Read Loop.....
6.4	CPU Tests For The MCU (CPU).....
6.4.1	Register Test (CPU A).....
6.4.2	Instruction Test (CPU B).....
6.4.3	Address Mode Test (CPU C).....
6.4.4	Exception Processing Test (CPU D).....
6.5	Memory Tests (MT).....
6.5.1	Set Function Code (MT A).....
6.5.2	Set Start Address (MT B).....
6.5.3	Set Stop Address (MT C).....
6.5.4	Set Bus Data Width (MT D).....
6.5.5	March Address Test (MT E).....
6.5.6	Walk a Bit Test (MT F).....
6.5.7	Refresh Test (MT G).....
6.5.8	Random Byte Test (MT H).....
6.5.9	Program Test (MT I).....
6.5.10	Test and Set Test (MT J).....
6.6	Bus Error Test (BERR).....

## APPENDIX A S-RECORD

A.1	Introduction.....
A.2	S-Record Content.....
A.3	S-Record Types.....
A.4	S-Records Creation.....

## APPENDIX B SELF-TEST

B.1	Introduction.....
-----	-------------------

## APPENDIX C USER CUSTOMIZATION

C.1	Introduction.....
C.2	CPU32BUG Customization.....
C.3	Customization Table.....
C.4	Communication Formats.....
C.5	BCC REV. A Chip Selection Summary.....
C.6	BCC REV. B Chip Selection Summary.....
C.7	BCC REV. C Chip Selection Summary.....
C.8	Platform Board (PFB) REV. C Compatibility.....
C.9	CPU32BUG Questions and Answers.....

NO

In order for high-baud rate CPU32Bug and the terminal to must use XON/XOFF handshaking have missing characters, check the handshaking is enabled.

3. Power up the system. CPU32Bug message (which includes version number)

## 1.5 SYSTEM RESTART

There are three ways to initialize the system to appropriate system restart technique.

### 1.5.1 Reset

The M68300PFB platform board reset switch reset switch is first pushed the MCU send the default possible terminal lockup. There are two reset in CPU32Bug default, refer to the **RESET** command system initialization occurs, similar to the BC restored to their default states. The serial port is cleared. The offset registers are cleared. The target character queues are cleared. On-board devices (reset, CPU32Bug variables and tables are present breakpoints.

Use reset if the processor halts, for example, if environment is lost (vector table is destroyed, etc)

### 1.5.2 Abort

The M68300PFB platform board abort switch test is executed while running target code, a snapshot of the target registers. For this reason abort is appropriate being debugged. Use abort to regain control if the PC, stack pointers, etc. help pinpoint malfunction

Abort generates a non-maskable, level-seven interrupt state at the time of an abort and are displayed on the user code are removed and the breakpoint table debugger.

## CHAPTER

## GENERAL INTRODUCTION

### 1.1 INTRODUCTION

This chapter provides a general description, instructions, memory requirements, and a terminal M68CPU32BUG Debug Monitor (hereafter referred to as manual covers the 1.00 version of the CPU32Bug

### 1.2 GENERAL DESCRIPTION

The CPU32Bug package evaluates and debugs system Card Computer. System evaluation facilities programs. Various CPU32Bug routines that handle available to user programs through the TRAP #1

CPU32Bug includes:

- Commands for display and modification
- Breakpoint capabilities,
- An assembler/disassembler useful for
- A power-up self test feature which verifies
- A command-driven user-interactive system
- A user interface which accepts commands

There are two modes of operation in the CPU32Bug diagnostic mode. When the user is in the diagnostic mode displayed, and the user has access to the debugger in the diagnostic mode the prompt CPU32Diag diagnostic commands (see Chapter 6). These modes

CPU32Bug is command-driven. It performs various entered at the keyboard. Figure 1-1 illustrates the executes entered commands and the prompt reappears is entered which causes execution of user target return to CPU32Bug. This depends upon the user

CPU32Bug is similar to Motorola's other debug differences. Many of the commands are more detailed debugger has more detailed error messages and a

### 1.3 USING THIS MANUAL

Those users unfamiliar with debugging packages CPU32Bug. This provides information about CPU32Bug.

Paragraph 1.4 Installation and Start-up describes the module and obtaining the CPU32Bug prompt on the terminal.

For questions about syntax or operation of a particular command, see the paragraph which describes that particular command.

Some debugger commands take advantage of the command descriptions in Chapter 3 assembly/disassembler functionality. Chapter 3 describes the disassembler.

NO

In the examples shown, all user inputs are shown in the examples by distinguishing between user input and output by CPU32Bug. The symbol <CR> represents the user's terminal keyboard. Whenever this symbol is shown, it should be entered by the user.

### 1.4 INSTALLATION AND START-UP

Use the following set-up procedure to enable CPU32Bug.

1. Configure the jumpers on the BCC. See the Motorola publication number M68333 for details.
2. Connect the DB-9 serial communication cable to the computer which is to be the CPU32Bug host. The other end of the cable to P4 on the BCC.

Set up the terminal as follows:

- Eight bits per character
- One stop bit per character
- Parity disable
- 9600 baud rate




Figure 1-1. CPU32Bug Operation

### 1.5.3 Break

The **BREAK** key on the terminal keyboard is used to generate a software interrupt. The only time break is recognized is when the program is running in the debugger console. Break removes any breakpoint that is currently intact. Break does not, however, take a snapshot of the current state of the target registers. It is useful for terminating active operations and blocks of data.

NO

When using terminal emulation programs such as Kermit, the BREAK key on the keyboard will not be transmitted to the program and may not be transmitted to the emulation program's user manual. The BREAK signal to the port connector is not used.

## 1.6 MEMORY REQUIREMENTS

The program portion of CPU32Bug is approximately 12k bytes. The BCC contains 128k bytes and is mapped to the CPU32Bug code. CPU32Bug code is position-independent and can be loaded into any location of the EPROM (\$F0000 - \$FFFFFF) is blank and unused. CPU32Bug Customization.

CPU32Bug requires a minimum of 12k bytes of memory. The memory may be either off-board system memory or on-board RAM. On-board RAM allows stand-alone operation.

The first 12k bytes are used for CPU32Bug's internal data. The remaining memory is reserved as user space. Whenever the program is initialized to the beginning user space address, the program will initialize the addresses at the end of the user space. The target registers are initialized to the beginning of the user space. Register initialization is done at the beginning of the user space. CPU32 Reference Manual for information regarding register initialization on/reset.

## 1.7 TERMINAL INPUT/OUTPUT COMMANDS

When entering a command at the prompt, the first character preceding the character, this indicates that the command is striking the character key).

^X (Cancel line) The cursor is backspace

^H (backspace) The cursor is moved  
cursor position is erase

<del> (delete/rubout) Performs the same fun

^D (redisplay) The entire command  
line.

When observing output from any CPU32Bug console, if the XON/XOFF are initialized to "^\S" and "^\Q" respectively by CPU32Bug, the **PF** command. The initialized (default) mode

^\S (wait) Console output is halted

^\Q (resume) Console output is resumed

INTERNAL RAM(1)	XXX7FF(2)
	XXX000
MCU INTERNAL MODULES	FFFFFF
OPTIONAL FPCP(3) PFB(4): U5	FFF000
	FFE800
	800000
ALTERNATE MCU INTERNAL MODULES LOCATION (see APPENDIX C)	
	7FF000
	110000 /12
OPTIONAL RAM/EPROM PFB: U2 & U4	100000
CPU32BUG EPROM BCC: U4	0E0000
	020000
OPTIONAL RAM PFB: U1 & U3	010000
TARGET RAM BCC: U2 & U3	003000 —
SYSTEM RAM BCC: U2 & U3	000000 —

- (1) Consult the MCU device User's Manual
- (2) XXXBase address is user programmable; such as internal RAM, can be configured using the Initialization Table (INITTB)
- (3) Floating Point Coprocessor - MC68801
- (4) Platform Board
- (5) Depends on the memory device type

Figure 1-2. BC0



EXAMPLES

Valid expressions.

Expression
FF0011
45+99
&45+&99
@35+@67+@10
%100111110+%1001
88<<10
AA&F0

The total value of the expression must be between 0 and 0xFFFFFFFF.

2.2.1.2 Address as a Parameter

Many commands use <ADDR> as a parameter. The one accepted by the MC68300 Family one-liner is the address+offset register mode is also allowed. An address+offset register mode is also allowed.

Table 2-1 summarizes the address formats with debugger command lines.

2.1 INTRODUCTION

CPU32Bug performs various operations in response to the user. When the debugger prompt CPU32Bug> appears, the user can accept commands.

2.2 ENTERING DEBUGGER COMMANDS

As the command line is entered it is stored in an internal buffer. A carriage return is entered. This allows the user to enter a command as described in paragraph 1.7.

The debugger executes commands and returns the control to the user. The command causes execution of user target code, (if specified) the debugger. This depends upon the user program. If the program specified, then control returns to the debugger. If no program specified, then control returns to the debugger. If a program is specified, then control returns to the debugger. If a program is specified, then control returns to the debugger. (described in paragraph 5.2.16). Also refer to the description of the GO commands.

In general debugger commands include:

- A command identifier (i.e., MD or GO). The command identifier is an upper- or lower-case character.
- At least one intervening space before the command.
- A port number for running with multiple processors.
- Any required arguments, as specified in the command.
- An option field, set off by a semicolon. The option field specifies the conditions of the command.
- Some commands (MD, GO, T, etc.) require a carriage return (<CR>) only causes the last command to be executed. If any, incremented. Thus after an MD command, entering a carriage return causes the command to be displayed by entering a carriage return. If a command, entering a carriage return causes the command to be displayed by entering a carriage return.
- Multiple debugger commands may be entered on a single line. The commands with the explanation p...

The commands use a modified Backus-Naur syntax.

The angular brackets enclose syntactic variables. The symbols it represents.

[] Square brackets enclose syntactic variables that occur zero or one time. If the brackets are required characters.

[]... Square brackets follow syntactic variables that are optional/repetitive. The symbols are repeated more times.

| This symbol indicates that syntactic variables are separated by a string.

/ Select one or more of the syntactic variables.

{ } Brackets enclose optional syntactic variables.

## 2.2.1 Syntactic Variables

The following syntactic variables are used in the commands. In addition, other syntactic variables may be used in the description in which they occur.

<DEL>	Delimiter; either a comma or a space. For detail in paragraph 2.2.1.1.
<ADDR>	Address (described in detail in paragraph 2.2.1.1).
<COUNT>	Count; the same syntax as the <ADDR> variable.
<RANGE>	A range of memory addresses. ADDR<DEL>ADDR
<TEXT>	An ASCII string of as many characters as desired, enclosed in single quotes ('TEXT').

## 2.2.1.1 Expression as a Parameter

An expression is one or more numeric values separated by operators.

+	plus
-	minus
*	multiplied by
/	divided by
&	logical AND
<<	shift left
>>	shift right

Base identifiers define numeric values as either a base identifier or a base identifier followed by a string.

Base	Identifier
Hexadecimal	\$
Decimal	&
Octal	@
Binary	%

If no base identifier is specified, then the numeric value is assumed to be decimal.

A numeric value may also be expressed as a string literal. A string literal must begin and end with single quotes. The string literal is the concatenation of the ASCII values of the characters in the string. The string literal is not evaluated first. Other numeric value.

String Literal	
'A'	
'ABC'	
'TEST'	

Evaluation of an expression is always from left to right. The operators of the expression. There is no operator precedence. The expression is evaluated first. Nested parenthetical sub-expressions are evaluated first.

## 2.5.1 CPU32Bug Vector Table and Workspace

CPU32Bug requires 12k bytes of RAM to operate this memory space. The first 1024-bytes are reserved, the second 1024-bytes are reserved as an exception workspace. CPU32Bug reserves space for static variables and their values. After the static variables, CPU32Bug aligns the system stack pointer to the top of this area.

With the exception of the first 1024-byte vector table and reserved memory areas. Refer to paragraph 1.6 for example, a user program inadvertently wrote communication parameters, these parameters would be loaded into the processor's counter, causing the system to terminate.

## 2.5.2 CPU32Bug Exception Vectors

The debugger exception vectors are listed below the target program vector table or the associated exception table (if the target program does not operate).

**Table 2-2. CPU32Bug Exception Vectors**

Vector Number	Offset	Exception	Target
4	\$10	Illegal	Irregular
9	\$24	Trace	Trace
31	\$7C	Level 7 interrupt	Abort
47	\$BC	TRAP #15	System
66	\$108	User Defined	Trap

When the debugger handles one of the exception vectors, the stack pointer values just before the exception occur are saved in the exception workspace (through an exception) is transparent to the user.

**Table 2-1. Debugger Addressing Modes**

Format	Example	Description
N	140	Absolute address
N+Rn	332+R5	Absolute address with register offset (assembler-accepted)
(An)	(A1)	Address register n
(d,An) or d(An)	(120,A1) 120(A1)	Address register n with displacement
(d,An,Xn) or d(An,Xn)	(&120,A1,D2) &120(A1,D2)	Address register n with displacement and register offset (accepted).

**Symbol Legend:**

N - Absolute address (any valid expression)

Dn - Data register n

An - Address register n

Xn - Index register n (An or Dn) displacement

bd - Base displacement (any valid expression)

Rn - Offset register n

ZXn - Zero suppressed register Xn

### 2.2.1.3 Offset Registers

Eight pseudo-registers (R0 through R7) called offset registers are used in the format of re-locatable and position-independent files. The offset registers are normally 0, but when loaded into memory, they are loaded into different memory locations. Implementing offset registers in the listing with addresses in the loaded program. The debugger takes into account this difference and forcing the displacement to the correct format. The range for each offset register is set by the base and top addresses for an offset register sets the range, which may overlap. In the event that an address is not found, one that yields the least offset is chosen.

NO

Relative addresses are limited to the range of the closest offset register.

### EXAMPLE

A portion of the listing fi  
MC68300 Family DOS re:

```

1
2
3
4
5      0  00000000  48E78080
6      0  00000004  4280
7      0  00000006  1018
8      0  00000008  5340
9      0  0000000A  12D8
10     0  0000000C  51 C8FFFC
11     0  00000010  4CDF0101
12     0  00000014
13
14
***** TOTAL ERRORS 0-
***** TOTAL WARNINGS

```

The above program was loaded at address 00004

```

CPU32Bug>MD 427C;DI<CR>
0000427C  48E78080      MOVEM.L
00004280  4280          CLR.L
00004282  1018          MOVE.B
00004284  5340          SUBQ.W
00004286  12D8          MOVE.B
00004288  51C8FFFC        DBF
0000428C  4CDF0101        MOVEM.L
00004290  4E75          RTS

```

By using one of the offset registers, the disasse  
listing file address as follows:

```

CPU32Bug>OF R0<CR>
R0 =00000000 00000000? 427C: 16.<
CPU32Bug>MD 0+R0;DI<CR>
00000+R0  48E78080      MOVEM.L
00004+R0  4280          CLR.L
00006+R0  1018          MOVE.B
00008+R0  5340          SUBQ.W
0000A+R0  12D8          MOVE.B
0000C+R0  51C8FFFC        DBF
00010+R0  4CDF0101        MOVEM.L
00014+R0  4E75          RTS
CPU32Bug>

```

For Additional information about the offset regis

### 2.2.2 Port Numbers

Some CPU32Bug commands allow the user to  
Valid port numbers are:

0 - MCU SCI Port (RS-232C communica

Although CPU32Bug supports other ports (see  
the BCC to support additional ports. Thus the c  
**PF, VE**) can only use port 0. Those comman  
functional without additional hardware.

## 2.3 ENTERING AND DEBUGGING P

There are various ways to enter a user program in  
using the assembler/disassembler option and the

The user enters the program one source line at  
assembled and the object code is loaded into me  
the CPU32Bug assembler/disassembler.

Another way to enter a program is to download a  
computer). The program must be in S-record f  
assembled or compiled on the host system. Th  
memory via the debugger **LO** command. Alter  
CPU32Bug **MM** command as outlined above  
command. A communication link must exist betw

## 2.4 CALLING SYSTEM UTILITIES F

A convenient method to input and output chara  
provided by the TRAP #15 instructions. This fr  
into the target code. Refer to Chapter 5 for det  
execute them from a user program.

## 2.5 PRESERVING DEBUGGER OPER

Avoiding contamination of the debugger opera  
paragraphs. CPU32Bug uses certain MCU on-bo  
memory to store temporary variables, exceptio  
dependent memory space, then the debugger may

Before the normal register display information displayed. This includes the type of exception wi

Mnemonic	Des
SSW	Special S
Fault Addr.	Faulted A
Data	Data
Cur. PC	Program
Cnt. Reg.	Internal T Count Re

The upper nibble of the count register (Cnt. Reg. MCU device. Consult the CPU32 Reference M details.

Notice that the target stack pointer is different. value of the stacked exception stack frame. Ex. command.

```
CPU32Bug>MD (A7):C<CR>
00003FE8 A700 0000 3000 C008 00
00003FF8 0000 3000 0001 0065
CPU32Bug>
```

## 2.6 FUNCTION CODE SUPPORT

Function codes identify the address space bein extension of the address. The function codes pr proper memory location.

For this reason, all debugger commands involv specification of function codes:

The caret ( ^ ) symbol following the address fi follows. The function code can be entered by sp specifying a number between 0 and 7. The synt are:

- <ADDR>^<FC> Sets the function code to <
- <ADDR>^^ Toggles the displaying of
- <ADDR>^<FC>= Sets the function code to  
The default value at power

## EXAMPLE

Trace one instruction using

```
CPU32Bug>RD<CR>
PC =00003000 SR =2700=TR:OE
SFC =5=SD DFC =5=SD
D0 =00000000 D1 =00000000
D4 =00000000 D5 =00000000
A0 =00000000 A1 =00000000
A4 =00000000 A5 =00000000
00003000 203900100000 MOV
```

```
CPU32Bug>T<CR>
PC =00003006 SR =2700=TR:OE
SFC =5=SD DFC =5=SD
D0 =12345678 D1 =00000000
D4 =00000000 D5 =00000000
A0 =00000000 A1 =00000000
A4 =00000000 A5 =00000000
00003006 D280 ADD.L D0
CPU32Bug>
```

Notice that the value of the target stack pointer r exception has taken place. The user program n CPU32Bug or it may create a separate exception

### 2.5.2.1 Using CPU32Bug Target Vector Table

CPU32Bug initializes and maintains a vector tabl any user program started by the CPU32Bug with this target-vector table area is the base address address is loaded into the target-state-vector base For verification use the **RD** command immedi registers.

CPU32Bug loads the target-vector table with th other vector locations with the address of a ge 2.5.2.3). The target program allocates as many exception vectors into the table. If the vector loc the accompanying debugger functions will be los

CPU32Bug maintains a separate vector table fo memory space. The debugger vector table is modifications should ever be made to it.

### 2.5.2.2 Creating Vector Tables

A user program may create a separate vector table. The user program must change the value of the table. To use the debugger facilities, copy the vector table to the corresponding user vector table locations (block

The vector for the CPU32Bug generalized exception handler (see 2.5.2.3) may be copied from offset \$08 (Bus error locations in the user's vector table where a separate diagnostic support in the event execution of the exception. The generalized exception handler gives the user the ability to identify the type of the exception.

The following is an example of a user routine with the vector base register to point at it.

```
*
***      BUILDX - Build exception handler
*
BUILDX      MOVEC.L      VBR,A0
            LEA          $1 0000,A1
            MOVEC.L      $8(A0),D0
            MOVEC.W      $3FC,D1
LOOP        MOVEC.L      D0,(A1,D1)
            SUBQ.W       #4,D1
            BPL.B        LOOP
            MOVEC.L      $1 0(A0),$1
            MOVEC.L      $24(A0),$24
            MOVEC.L      $BC(A0),$BC
            LEA.L        TIMER(PC),A2
            MOVEC.L      A2,$2C(A1)
            MOVEC.L      A1,VBR
            RTS
            END
```

The user program may use one or more of the exception handler operations if the user's exception handler can determine when to pass the exception to the debugger.

When an exception occurs which requires a user exception handler, the exception handler must read the vector offset from the vector table (the vector offset is added to the address of the CPU32Bug program saves), producing the address of the exception handler. The CPU32Bug then jumps to the address stored at this vector table location (the CPU32Bug exception handler).

The user program must ensure an exception stack is created by the processor one the processor would create for the particular exception handler.

### EXAMPLE

The user exception handler

```
*
*** EXCEPT - Exception handler ***
*
EXCEPT    SUBQ.L      #4,A7
            LINK        A6,#0
            MOVEMC.L    A0-A5/D0-D7,-(A6)

            ; decide here if user code will handle the exception

            MOVEC.L     BUFVBR,A0
            MOVEC.W     14(A6),D0
            ANDC.W      #$0FFF,D0
            MOVEC.L     (A0,D0.W),4(A6)
            UNLK
            RTS
```

### 2.5.2.3 CPU32Bug Generalized Exception Handler

The CPU32Bug generalized exception handler saves the state of the processor. For these exceptions, the target stack pointer points to the top of the stack frame. In this way, if an unexpected exception occurs during execution, the stack frame displays to assist in determining the cause of the exception.

### EXAMPLE

Bus error at address \$F0000000 of memory location \$F0000000

```
CPU32Bug>RD<CR>
PC      =00003000      SR      =2700=TR:OFF_S_7_
SFC     =5=SD          DFC     =5=SD          USP
D0      =00000000      D1      =00000000      D2
D4      =00000000      D5      =00000000      D6
A0      =00000000      A1      =00000000      A2
A4      =00000000      A5      =00000000      A6
00003000 203900F0      0000      MOVEC.L
CPU32Bug>T<CR>
Exception: Bus Error
Format/Vector=C008
SSW=0065 Fault Addr.=00F00000 Data=FFFF
PC      =00003000      SR      =A700=TR:ALL_S_7_
SFC     =5=SD          DFC     =5=SD          USP
D0      =00000000      D1      =00000000      D2
D4      =00000000      D5      =00000000      D6
A0      =00000000      A1      =00000000      A2
A4      =00000000      A5      =00000000      A6
00003000 203900F0      0000      MOVEC.L
CPU32Bug>
```

The valid function code mnemonics are:

**Table 3-1. Debug Monitor**

Command Mnemonic	Title
OF	Offset Registers Display/Modify
PA/NOPA	Printer Attach/Detach
PF	Port Format
RD	Register Display
RESET	Cold/Warm Reset
RM	Register Modify
RS	Register Set
SD	Switch Directories
T	Trace
TC	Trace On Change of Control
TM	Transparent Mode
TT	Trace To Temporary Breakpoint
VE	Verify S-Records Against Memory

Each command is described in the following table in section 2.1. In the examples of the debugger commands, the symbol **<CR>** helps clarify examples by distinguishing user input from the debugger output. The symbol **<CR>** represents the carriage return symbol. The symbol **<UD>** indicates the user should enter a carriage

Function	Code Mnemonic
0	F0
1	UD
2	UP
3	F3
4	F4
5	SD
6	SP
7	CS

The **BR**, **GD**, **GO**, and **GT** commands set the value of the program counter (PC) to the user program (UP) or supervisor program (SP). When execution is in user space is determined by bit 13 (the S-bit) of the status register. If the S-bit is cleared, UP is used. By specifying a function code, the PC is forced to the correct state before execution begins.

For the **GT** command, the temporary breakpoint defaults to SP or UP, depending on the state of the S-bit.

Though function codes are supported, the BCC and BCS commands do not operate.

### **EXAMPLE**

To change data at location

```
CPU32Bug>m 5000^ud<CR>
00005000^UD 0000 ? 1234.<CR>
CPU32Bug>
```

## CHAPTER 3 DEBUG MONITOR

### 3.1 INTRODUCTION

This chapter contains descriptions and examples of the commands that the monitor can execute. Table 3-1 summarizes these commands.

**Table 3-1. Debug Monitor Commands**

<b>Command Mnemonic</b>	<b>Title</b>
BC	Block of Memory Compare
BF	Block of Memory Fill
BM	Block of Memory Move
BR/NOBR	Breakpoint Insert/Delete
BS	Block of Memory Search
BV	Block of Memory Verify
DC	Data Conversion
DU	Dump S-Records
GD	Go Direct (Ignore Breakpoints)
GN	Go to Next Instruction
GO	Go Execute User Program
GT	Go To Temporary Breakpoint
HE	Help
LO	Load S-Records from Host
MA/NOMA	Macro Define/Display/Delete
MAE	Macro Edit
MAL/NOMAL	Macro Expansion Listing Edit
MD	Memory Display
MM	Memory Modify (alias M)
MS	Memory Set



**BF**

Block of M

```

CPU32Bug>BF 4000:10 4E71 ;B<CR>
Effective address: 00004000
Effective count : &16
Truncated data = $71
CPU32Bug>MD 4000:30;B<CR>
00004000 71 71 71 71 71 71 71 71 71 7
00004010 00 00 00 00 00 00 00 00 00 0
00004020 00 00 00 00 00 00 00 00 00 0
CPU32Bug>

```

The specified data did not fit into the specified  
 "Data = " message was output.

```

CPU32Bug>BF 4000,4006 12345678 ;L<CR>
Effective address: 00004000
Effective address: 00004003
CPU32Bug>MD 4000:30;B<CR>
00004000 12 34 56 78 00 00 00 00 00 0
00004010 00 00 00 00 00 00 00 00 00 0
00004020 00 00 00 00 00 00 00 00 00 0
CPU32Bug>

```

The longword pattern would not fit evenly in 16  
 and the "Effective address" messages reflect the  
 the specified address.

```

CPU32Bug>BF 4000:18 0 1<CR>
Effective address: 00004000
Effective count : &24
CPU32Bug>MD 4000:18<CR>
00004000 0000 0001 0002 0003 0004 0005
00004010 0008 0009 000A 000B 000C 000D
00004020 0010 0011 0012 0013 0014 0015

```

**BC**

Block of Mem

**3.2 BLOCK OF MEMORY COMPARISON**

BC <range><del><addr>[;B|W|L]

options:

B – Byte

W – Word

L – Longword

The **BC** command compares the contents of the memory  
 place in memory, beginning at <addr>.

The option field is only allowed when <range> is B or L defines the size of data to which the count is applied. If the option of L would mean to compare four long words, the range beginning address is greater than the end address. If an option field is specified without a count in the range field, the count is 1.

For the following examples, assume the following memory:

```

CPU32Bug>MD 4000:20;B<CR>
00004000 54 48 49 53 20 49 53 20 41
00004010 00 00 00 00 00 00 00 00 00

```

```

CPU32Bug>MD 4100:20;B<CR>
00004100 54 48 49 53 20 49 53 20 41
00004110 00 00 00 00 00 00 00 00 00

```

**EXAMPLES**

```

CPU32Bug>BC 4000,401F 4100<CR>
Effective address: 00004000
Effective address: 0000401F
Effective address: 00004100
CPU32Bug>

```

Mem

**BC**

Block of Mem

```
CPU32Bug>BC 4000:20 4100;B<CR>
Effective address: 00004000
Effective count   : &32
Effective address: 00004100
CPU32Bug>
```

Mem

```
CPU32Bug>MM 410F;B<CR>
0000410F 21? 0.<CR>
CPU32Bug>
```

Cre

```
CPU32Bug>BC 4000:20 4100;B<CR>
Effective address: 00004000
Effective count   : &32
Effective address: 00004100
0000400F: 21    0000410F: 00
CPU32Bug>
```

Mis

**BF**

Block of M

**3.3 BLOCK OF MEMORY FILL**

BF &lt;range&gt;&lt;del&gt;&lt;data&gt;[&lt;del&gt;&lt;increment&gt;

where:

&lt;data&gt; and &lt;increment&gt; are both expressions

options:

B – Byte

W – Word

L – Longword

The **BF** command fills the specified range of memory. If <del> is specified, then <data> is incremented by this value. If <del> remains a constant value. Enter a negative value for <del> pattern. The data entered by the user is right-justified. <del> specified by the option selected. The default field width is 16.

User-entered data or increment must fit into the specified field. If truncation occurs, then a message is printed stating the increment value.

If the range is specified using a count then the count must be a positive value.

Truncation always occurs on byte or word size fields. For example, entering "-1" internally becomes \$FFFF. For word sized fields. There is no difference between \$FFFF and \$FFFFFFF, so truncation occurs for byte or word sized fields.

If the upper address of the range is not on the correct boundary to be written, then data is filled to the last boundary. The addresses of the specified range are not written under the command. The command displayed by the command show the extent of the range.

**EXAMPLES**

Assume memory from \$4000

```
CPU32Bug>BF 4000,401F 4E71<CR>
Effective address: 00004000
Effective address: 0000401F
CPU32Bug>MD 4000 402F<CR>
00004000  4E71 4E71 4E71 4E71  4E71 4E71
00004010  4E71 4E71 4E71 4E71  4E71 4E71
00004020  0000 0000 0000 0000  0000 0000
```

Since no option was specified, the length of the command is 16.

**BS**

Block of Memory

**3.6 BLOCK OF MEMORY SEARCH**

BS &lt;range&gt;&lt;del&gt;&lt;text&gt; [;B|W|L] or

BS &lt;range&gt;&lt;del&gt;&lt;data&gt;[&lt;del&gt;&lt;mask&gt;]

The **BS** command searches the specified range of memory for a pattern. This command has three modes:

Mode 1 LITERAL STRING SEARCH — the literal string entered by the user is searched for in the memory by a <text> field. The size as specified by a count field in <range> refers to the number of bytes available only if <range> is specified as a count. The address of the first byte of the memory is the starting address of the search.

Mode 2 DATA SEARCH — a data pattern is entered on a single line. The data field size is entered as a count (B, W, or L). The size entered in the <range> refers to bytes, words, or longwords. The data search:

1. The user-entered data pattern is compared to the memory or leading zeros are added to the specified size.
2. Successive bytes, words, or longwords are compared to the user-entered data at bit positions corresponding to the size of the data. Then a default mask of all ones is applied. If the mask is the same size as the data, the mask is the same size as the data.
3. If the "N" (non-aligned) option is specified, the search is on a byte-by-byte basis, regardless of the size of <data>. This is useful for searching for a pattern, but is not expected to be used for data verification.
4. If a match is found, the address of the first byte of the match along with the memory contents at the memory location is displayed.

Mode 3 DATA VERIFICATION — If the contents do not match the user-entered data, an error is displayed. Otherwise this mode is successful.

**BM**

Block of Memory

**3.4 BLOCK OF MEMORY MOVE**

BM &lt;range&gt;&lt;del&gt;&lt;addr&gt; [;B|W|L]

options:

B – Byte

W – Word

L – Longword

The **BM** command copies the contents of the memory at the address specified in <addr> to the new location specified using a count. In this case the B, W, or L option is referring. For example, a count of four with an option of B (or 16 bytes) to the new location. An error results if the count is greater than the range.

**EXAMPLES** Assume memory from \$4000

```
CPU32Bug>MD 4100:20;B<CR>
00004100 544B 4953 2049 5320 4120 544B
00004110 0000 0000 0000 0000 0000 0000
```

```
CPU32Bug>BM 4100 410F 4000<CR>
Effective address: 00004100
Effective address: 0000410F
Effective address: 00004000
```

```
CPU32Bug>MD 4000:20;B<CR>
00004000 5448 4953 2049 5320 4120 544B
00004010 0000 0000 0000 0000 0000 0000
```

This utility is useful for patching assembly code in a program in memory at address \$6000.

```
CPU32Bug>MD 6000 600A;DI<CR>
00004000 D480 ADD.L
00004002 E2A2 ASR.L
00004004 2602 MOVE.L
00004006 4E4F0021 SYSCALL
0000400A 4E71 NOP
```

**BM**

Block of Memory

Now suppose the user would like to insert an ASR.L instruction. Block move the object code c

```
CPU32Bug>BM 6002 600B 6004<CR>
Effective address: 00006002
Effective address: 0000600B
Effective address: 00006004
CPU32Bug>MD 6000 600C;DI<CR>
00006000 D480          ADD
00006002 E2A2          ASR
00006004 E2A2          ASR
00006006 2602          MOV
00006008 4E4F          SYS
0000600C 4E71          NOP
```

Now the user need simply enter the NOP at address

```
CPU32Bug>MM 6002;DI <CR>
00006002 E2A2          ASR.L
00006002 4E71          NOP
00006004 E2A2          ASR.L
CPU32Bug>
```

```
CPU32Bug>MD 6000 600C;DI<CR>
00006000 D480          ADD.L
00006002 4E71          NOP
00006004 E2A2          ASR.L
00006006 2602          MOVE.L
00006008 4E4F          TRAP
0000600C 4E71          NOP
CPU32Bug>
```

**BR**

Breakpoint

**NOBR**

Breakpoint

**3.5 BREAKPOINT INSERT/DELETE**

BR {<addr>[:<count> ]}

NOBR [<addr>]

The **BR** command allows the user to set a target for debugging purposes. Enter only the **BR** command to set a breakpoint table, or enter {<addr>[:<count> ]} to set a breakpoint during target code execution a breakpoint with CPU32Bug. The target registers and control returned to CPU32Bug. The target of the processor at selected instructions in the code.

Breakpoints are normally only used in RAM, but can be used in other memory under the TRACE commands (see **T**, **TC**, and **TR**).

As many as eight breakpoints can be defined. Breakpoints are defined each time either BR or NOBR is used. If an address is added to the breakpoint table. The count of the breakpoint address is fetched before a breakpoint is reached. A hexadecimal input, unless a numeric identifier is used, is decremented with each fetch. Every time a breakpoint is reached, a handler routine prints the CPU state on the screen. The maximum <count> is a 32-bit value (\$FFFFFFF).

**NOBR** is used to delete breakpoints from the breakpoint table, enter **NOBR** followed by the address. If all entries are deleted from the breakpoint table a

**EXAMPLE**

```
CPU32Bug>BR 4000,4200 4700:&12 <CR>
BREAKPOINTS
00004000          00004200
00004700:C
```

```
CPU32Bug>NOBR 4200 <CR>
BREAKPOINTS
00004000          00004700:C
```

```
CPU32Bug>NOBR <CR>
BREAKPOINTS
CPU32Bug>
```

**BV**

Block of Memory

**EXAMPLES**

Assume memory from \$6000

```
CPU32Bug>MD 6000:30;B <CR>
00006000 4E71 4E71 4E71 4E71 4E71 4E71
00006010 4E71 4E71 4E71 4E71 4E71 4E71
00006020 4E71 4E71 4E71 4E71 4E71 4E71
CPU32Bug>BV 6000 601F 4E71 <CR>      Defa
Effective address: 00006000
Effective address: 0000601F
CPU32Bug>
```

Assume memory from \$5000 to \$502F is as indicated

```
CPU32Bug>MD 5000:30;B<CR>
00005000 0000 0000 0000 0000 0000 0000
00005010 0000 0000 0000 0000 0000 0000
00005020 0000 0000 0000 0000 0000 4AFB
CPU32Bug>BV 5000:30,0;B<CR>
Effective address: 00005000
Effective count : &48
0000502A|4A 0000502B|FB 0000502C|4.
0000502E|4A 0000502F|FB
CPU32Bug>
```

Assume memory from \$7000 to \$702F is as indicated

```
CPU32Bug>MD 7000:18 <CR>
00007000 0000 0001 0002 0003 0004 0005
00007010 0008 FFFF 000A 000B 000C 000D
00007020 0010 0011 0012 0013 0014 0015
CPU32Bug>BV 7000:18,0,1 <CR>
Effective address: 00007000
Effective count : &24
00007012|FFFF
CPU32Bug>
```

**BS**

Block of Memory

In all three modes information on matches is output in 24 lines of matches are displayed on the screen. If the screen indicates there are more lines to display, press the **BREAK** key to cancel the output and exit the command.

If a match (or a mismatch in the case of Mode 2) is found whose beginning is within and end is outside of the range of output stating that the last match does not lie entirely within contiguous memory with this command without further output.

**EXAMPLES**

Assume the following data is in memory

```
00003000 0000 0045 7272 6F72 2053 7461
00003010 3446 2F2F 436F 6E66 6967 5461
00003020 7461 7274 3A00 0000 0000 0000
```

```
CPU32Bug>BS 3000 302F 'Task Status' <CR>
Effective address: 00003000
Effective address: 0000302F
-not found-
```

```
CPU32Bug>BS 3000 302F 'Error Status' <CR>
Effective address: 00003000
Effective address: 0000302F
00003003
```

```
CPU32Bug>BS 3000 301F 'ConfigTableStart' <CR>
Effective address: 00003000
Effective address: 0000301F
00003014
-last match extends over range boundary
```

```
CPU32Bug>BS 3000:30 't' ;B<CR>
Effective address: 00003000
Effective count : &48
0000300A 0000300C 00003020 00003023
```

**BS**

Block of Memory

```
CPU32Bug>BS 3000:18,2F2F<CR>
Effective address: 00003000
Effective count   : &24
00003012|2F2F
```

```
CPU32Bug>bs 3000,302F 3d34<CR>
Effective address: 00003000
Effective address: 0000302F
-not found-
```

```
CPU32Bug>bs 3000,302F 3d34 ;n<CR>
Effective address: 00003000
Effective address: 0000302F
0000300F|3D34
```

```
CPU32Bug>BS 3000:30 60,F0 ;B<CR>
Effective address: 00003000
Effective count   : &48
00003006|6F    0000300B|61    00003015|6F
00003017|66    00003018|69    00003019|67
0000301C|62    0000301D|6C    0000301E|65
```

```
CPU32Bug>BS 3000 302F 0 F;V<CR>
Effective address: 00003000
Effective address: 0000302F
00003002|0045    00003004|7272    0000300
0000300A|7461    0000300C|7475    0000300
00003012|2F2F    00003014|436F    0000301
0000301A|5461    0000301C|626C    0000301
00003022|7274
```

**BV**

Block of Memory

**3.7 BLOCK OF MEMORY VERIFY**

BV <range><del><data> [<del><increment>

where:

<data> and <increment> are both expressions

options:

B – Byte

W – Word

L – Longword

The **BV** command compares the specified range. If an increment is specified, then <data> is incremented by <increment> otherwise <data> remains a constant value. Enter the data in the pattern. The data entered by the user is right-justified to the length (as specified by the option selected). The

User-entered data or increment must fit into the specified range. If truncation occurs, then a message is printed showing the increment value.

If the range is specified using a count then the count must be a multiple of the

Truncation always occurs on byte or word size. For example, entering "-1" internally becomes \$FFFF for word sized fields. There is no difference between \$FFFFFFFF and \$FFFFFFF, so truncation occurs for byte or word

If the upper address of the range is not on the correct boundary to be verified, then data is verified to the last boundary. Data outside of the specified range are not read and are not displayed by the command show the extent of the

**DU**

Dump S-

Enter ALT-F1 again to close the log file TES' "Effective address" and "CPU32Bug", but they v commands, as it keys on the "S" character. The so desired.

**DC**

Data Co

**3.8 DATA CONVERSION**

DC &lt;exp&gt;I&lt;addr&gt;

Use the **DC** command to simplify an expression. The value is displayed in its hexadecimal and decimal. If the value is interpreted as a signed negative number (i.e., if the sign representation of the number is set) then both the hexadecimal and decimal are displayed.

Use **DC** to obtain the equivalent effective address.

**EXAMPLES**

```
CPU32Bug>DC 10<CR>
00000010 = $10 = &16
```

```
CPU32Bug>DC &10-&20<CR>
SIGNED : FFFFFFFF6 = -$A = -&10
UNSIGNED: FFFFFFFF6 = $FFFFFFF6 = &4294967296
```

```
CPU32Bug>DC 123+&345+@67+%1100001<CR>
00000314 = $314 = &788
```

```
CPU32Bug>DC (2*3*8)/4<CR>
0000000C = $C = &12
```

```
CPU32Bug>DC 55&F<CR>
00000005 = $5 = &5
```

```
CPU32Bug>DC 55>>1<CR>
0000002A = $2A = &42
```

The subsequent examples assume A0=00003000

```
00003000  11111111  22222222  33333333
```

```
CPU32Bug>DC (A0)<CR>
00003000 = $3000 = &12288
```

```
CPU32Bug>DC ([A0])<CR>
11111111 = $11111111 = &2863311
```

```
CPU32Bug>DC (4,A0)<CR>
00003004 = $3004 = &12292
```

```
CPU32Bug>DC ([4,A0])<CR>
22222222 = $22222222 = &5726623
```

**DU**

Dump S-

**3.9 DUMP S-RECORDS**

DU [<port><del>]<range><del>[<text><

The **DU** command outputs data from memory specified by the user. If <port> is not specified then For S-record information see Appendix A.

The option field is only allowed when <range> is B or L defines the size of data to which the count is applied. The option of L would mean to move four longword results if an option field is specified without a count.

Use the optional <text> field for incorporating comments into records that is to be dumped.

To use the optional <addr> field, enter an entry address. This address is incorporated into the address field of the S-records. If an entry address is entered then the address field of the S-records beginning <range> address. The termination record contains the entered address.

An optional offset may also be specified by the <offset> field. This offset is added to the addresses of the memory locations listed in the S-records. If an offset is specified it is written to the address field of the S-records, or the memory at a different location than that from which the data is dumped.

**NO**

If an offset is specified but no entry address is specified, the offset is kept it from being interpreted as a comment.

**EXAMPLES** Dump memory from \$8000 to \$802F

```
CPU32Bug>DU 1 8000 802F<CR>
Effective address: 00008000
Effective address: 0000802F
CPU32Bug>
```

**DU**

Dump S-

Dump 10 bytes of memory beginning at \$3000 to \$3009

```
CPU32Bug>DU 3000:&10;B<CR>
Effective address: 00003000
Effective count : &10
S0003000FC
S10D30000000000040008000C00109A
S9030000FC
CPU32Bug>
```

Dump memory from \$4000 to \$402F to host (processor) header record and specify an entry point of \$4000.

```
CPU32Bug>DU 1 4000 402F 'TEST' 400A<CR>
Effective address: 00004000
Effective address: 0000402F
CPU32Bug>
```

The following example illustrates the procedure for dumping memory from this case an IBM-PC or compatible running M68000 utility. Assume memory from \$4000 to \$4007 is to be dumped.

```
CPU32Bug>MD 4000:4;DI<CR>
00004000 7001 MOV
00004002 D089 ADD
00004004 4A00 TST
00004006 4E75 RTS
CPU32Bug>
```

Enter the following command to dump S-records from the start address of \$4000, a title of 'TEST.MX', and a count of 65. Press <CR> to send the **DU** command to CPU32Bug, press <F> to open a log file. Enter the filename as TEST.MX. Press <CR> to complete the **DU** command entry. The DU command copies it into the file TEST.MX.

```
CPU32Bug>DU 4000 4007 'TEST.MX' 4000 65<CR>
Effective address: 00004000
Effective address: 00004007
S00A0000544553542E4D58E2
S30D650040007001D089A004E7576
S7056500400055
CPU32Bug>
```



**GN**

Go To Next

Use the **GN** command to trace through the subro

```
CPU32Bug>GN<CR>
Effective address: 00006008
Effective address: 00006004
At Breakpoint
PC      =00006008      SR      =2700=TR:OFF_S
SFC     =0=F0          DFC     =0=F0          US
D0      =00000004      D1      =00000001      D2
D4      =00000000      D5      =00000000      D6
A0      =00000000      A1      =00000000      A2
A4      =00000000      A5      =00000000      A6
00006008  2600                MOVE..
CPU32Bug>
```

**GD**

Go Direct (Ignore Breakpoint)

**3.10 GO DIRECT (IGNORE BREAKPOINT)**

GD [&lt;addr&gt;]

Use the **GD** command to start target code execution at the target PC. Execution starts at the target PC address if no breakpoint is inserted.

Once execution of target code begins, control is returned to the debugger.

- Press the ABORT switch or RESET switch to stop execution.
- Execute the .RETURN TRAP #15 function to return to the debugger.
- Generation of an unexpected exception will stop execution.

**EXAMPLE**

The following program resides in memory.

```
CPU32Bug>MD 4000;DI<CR>
00004000  2200          MOVE.L    D0, D1
00004002  4282          CLR.L     D2
00004004  D401          ADD.B     D1, D2
00004006  E289          LSR.L     D2, D2
00004008  66FA          BNE.B     D2, D2
0000400A  E20A          LSR.B     D2, D2
0000400C  55C2          SCS.B     D2, D2
0000400E  60FE          BRA.B     D2, D2
CPU32Bug>RM D0<CR>
```

Initialize D0 and start target program:

```
D0      =00000000 ? 52A9C.<CR>
CPU32Bug>GD 4000<CR>
Effective address: 00004000
```

**GD**

Go Direct (Igno

To exit target code, press **ABORT** pushbutton.

```
Exception: Abort
PC    =0000400E      SR    =2711=TR:OFF_S_
SFC   =0=F0          DFC   =0=F0
D0    =00052A9C      D1    =00000000
D4    =00000000      D5    =00000000
A0    =00005000      A1    =00000000
A4    =00000000      A5    =00000400
0000400E    60FE                      BRA.B
CPU32Bug>
```

Set PC to start of program and restart target code

```
CPU32Bug>RM PC<CR>
PC    =0000400E ? 4000.<CR>
CPU32Bug>GD<CR>
Effective address: 00004000
```

**GN**

Go To Next

**3.11 GO TO NEXT INSTRUCTION****GN**

Use the **GN** command to set a temporary breakpoint one following the current instruction. **GN** then temporary breakpoint, the sequence of events is already a breakpoint at the temporary breakpoint than or equal to one or an error occurs.

**GN** is helpful when debugging modular code, subroutine call as if it were a single instruction.

**EXAMPLE**

The following section of code

```
CPU32Bug>MD 6000:4;DI<CR>
00006000    7003                      MOV
00006002    7201                      MOV
00006004    6100FFFA                  BSR
00006008    2600                      MOV
CPU32Bug>
```

The following simple subroutine resides at address

```
CPU32Bug>MD 7000:2;DI<CR>
00007000    D081                      ADD
00007002    4E75                      RTS
CPU32Bug>
```

Execute up to the BSR instruction.

```
CPU32Bug>RM PC<CR>
PC    =00003000 ? 6000.<CR>
CPU32Bug>GT 6004<CR>
Effective address: 00006004
Effective address: 00006000
At Breakpoint
PC    =00006004      SR    =2700=TR:OFF_S_
SFC   =0=F0          DFC   =0=F0          US
D0    =00000003      D1    =00000001      D2
D4    =00000000      D5    =00000000      D6
A0    =00000000      A1    =00000000      A2
A4    =00000000      A5    =00000000      A6
00006004    6100FFFA                  BSR.W
CPU32Bug>
```

**GT**

Go To Tempor

**3.13 GO TO TEMPORARY BREAKP**

GT &lt;addr&gt;[:&lt;count&gt;]

Use the **GT** command to set a temporary breakpoint. C be specified with the temporary breakpoint. C previously set breakpoints are enabled. The breakpoint with 0 count is encountered.

After setting the temporary breakpoint, the se command. At this point control is returned to CP

- Executing the .RETURN SYSCALL
- Press the ABORT switch or RESET s
- Encountering a breakpoint with 0 cou
- Generation of an unexpected exceptic

**EXAMPLE** The following program reside

```
CPU32Bug>MD 4000;DI<CR>
00004000    2200                MOV
00004002    4282                CLR
00004004    D401                ADD
00004006    E289                LSR
00004008    66FA                BNE
0000400A    E20A                LSR
0000400C    55C2                SCS
0000400E    60FE                BRA
CPU32Bug>RM D0<CR>
```

Initialize D0 and set a breakpoint:

```
D0    =00000000 ? 52A9C.<CR>
CPU32Bug>BR 400E<CR>
BREAKFOINTS
0000400E
CPU32Bug>
```

Set PC to beginning of program, set temporary b

```
CPU32Bug>RM PC<CR>
PC    =0000400E ? 4000.<CR>
CPU32Bug>
```

**GO**

Go Execute U

**3.12 GO EXECUTE USER PROGRAM**

GO [&lt;addr&gt;]

Use the **GO** command (alias **G**) to initiate target are enabled. If an address is specified, it is placed PC address.

The sequence of events is:

1. An address is specified and loaded into
2. If a breakpoint is set at the target PC (executed in trace mode)
3. All breakpoints are inserted in the target
4. Target code execution resumes at the

There are several methods for returning control t

- Execute the .RETURN TRAP #15 fun
- Press the ABORT switch or RESET s
- Encountering a breakpoint with 0 cou
- Generation of an unexpected exceptic

**EXAMPLE** The following program reside

```
CPU32Bug>MD 4000;DI<CR>
00004000    2200                MOV
00004002    4282                CLR
00004004    D401                ADD
00004006    E289                LSR
00004008    66FA                BNE
0000400A    E20A                LSR
0000400C    55C2                SCS
0000400E    60FE                BRA
CPU32Bug>RM D0<CR>
```

**GO**

Go Execute L

**GO**

Go Execute L

Initialize D0, set breakpoints, and start target pro

```

D0    =00000000 ? 52A9C.<CR>
CPU32Bug>BR 4000,400E<CR>
BREAKPOINTS
00004000          0000400E
CPU32Bug>GO 4000<CR>
Effective address: 00004000
At Breakpoint
PC    =0000400E      SR    =2711=TR:OFF_S_
SFC   =5=SD          DFC   =5=SD          US
D0    =00052A9C      D1    =00000000      D2
D4    =00000000      D5    =00000000      D6
A0    =00000000      A1    =00000000      A2
A4    =00000000      A5    =00000000      A6
0000400E  60FE                      BRA.B

```

Note that in this case breakpoints are inserted af  
breakpoint is not taken.

Continue target program execution.

```

CPU32Bug>G<CR>
Effective address: 0000400E
At Breakpoint
PC    =0000400E      SR    =2711=TR:OFF_S_
SFC   =5=SD          DFC   =5=SD          US
D0    =00052A9C      D1    =00000000      D2
D4    =00000000      D5    =00000000      D6
A0    =00000000      A1    =00000000      A2
A4    =00000000      A5    =00000000      A6
0000400E  60FE                      BRA.B

```

Remove breakpoints and restart target code.

```

CPU32Bug>NOBR<CR>
BREAKPOINTS
CPU32Bug>GO 4000<CR>
Effective address: 00004000

```

Press the **ABORT** pushbutton on the platform bo

```

Exception: ABORT
PC    =0000400E      SR    =2711=TR:OFF_S_
SFC   =5=SD          DFC   =5=SD          US
D0    =00052A9C      D1    =00000000      D2
D4    =00000000      D5    =00000000      D6
A0    =00000000      A1    =00000000      A2
A4    =00000000      A5    =00000000      A6
0000400E  60FE                      BRA.B

```

## HE

He

## GT

Go To Tempor

NOMAL Disable Macro Expansion Lis  
MD Memory Display  
MM Memory Modify  
M "Alias" for previous comman  
MS Memory Set  
OF Offset Registers  
PA Printer Attach  
NOPA Printer Detach  
PF Port Format  
RD Register Display  
RESET Warm/Cold Reset  
RM Register Modify  
RS Register Set  
SD Switch Directory  
T Trace Instruction  
TC Trace on Change of Flow  
TM Transparent Mode  
TT Trace to Temporary Breakpoi  
VE Verify S-Records  
CPU32Bug>

To display the command TC, enter:

CPU32Bug>**HE TC<CR>**  
TC Trace on Change of Flow  
CPU32Bug>

CPU32Bug>**GT 4006<CR>**  
Effective address: 00004006  
Effective address: 00004000  
At Breakpoint  
PC =00004006 SR =2711=TR:OFF\_S  
SFC =0=F0 DFC =0=F0 US  
D0 =00052A9C D1 =00000029 D2  
D4 =00000000 D5 =00000000 D6  
A0 =00000000 A1 =00000000 A2  
A4 =00000000 A5 =00000000 A6  
00004006 E289 LSR.L  
CPU32Bug>

Set another temporary breakpoint at \$4002 and c

CPU32Bug>**GT 4002<CR>**  
Effective address: 00004002  
Effective address: 00004006  
At Breakpoint  
PC =0000400E SR =2711=TR:OFF\_S  
SFC =0=F0 DFC =0=F0 US  
D0 =00052A9C D1 =00000000 D2  
04 =00000000 D5 =00000000 D6  
A0 =00000000 A1 =00000000 A2  
A4 =00000000 A5 =00000000 A6  
0000400E 60FE BRA.B

Note that a breakpoint from the breakpoint  
breakpoint.

**HE**

He

**HE**

He

**3.14 HELP**

HE [&lt;command&gt;]

**HE** is the CPU32Bug help facility. **HE <CR>** plus any macro commands that have been defined. All CPU32Bug commands are in alphabetical order. Macro commands are displayed first, in the inverse order. **HE** command output fills the terminal screen, "RETURN" to continue. Entering **he <command>** title.

**EXAMPLES**CPU32Bug>**HE<CR>**

BC	Block Compare
BF	Block Fill
BM	Block Move
BR	Breakpoint Insert
NOBR	Breakpoint Delete
BS	Block Search
BV	Block Verify
DC	Data Conversion and Expression
DU	Dump S-Records
GD	Go Direct (no breakpoints)
GN	Go and Stop after Next Instruction
GO	Go to Target Code
G	"Alias" for previous command
GT	Go and Insert Temporary Breakpoint
HE	Help Facility
LO	Load S-Records
MA	Macro Define/Display
NOMA	Macro Delete
MAE	Macro Edit
MAL	Enable Macro Expansion Listing
NOMAL	Disable Macro Expansion Listing
MD	Memory Display
MM	Memory Modify
M	"Alias" for previous command
MS	Memory Set
OF	Offset Registers
PA	Printer Attach
NOPA	Printer Detach
PF	Port Format
RD	Register Display
RESET	Warm/Cold Reset
RM	Register Modify
RS	Register Set

SD	Switch Directory
T	Trace Instruction
TC	Trace on Change of Flow
TM	Transparent Mode
TT	Trace to Temporary Breakpoint
VE	Verify S-Records
CPU32Bug>	

To display the available commands in the debugger, enter the **HE** command and at the **CPU32Diag>** prompt enter

CPU32Bug>**sd<CR>**CPU32Diag>**he<CR>**

DE	Display Errors
DP	Display Pass Count
LC	Loop-Continue Mode
LE	Loop-on-Error Mode
NV	NOon-Verbose Mode
MT	Memory Tests (Dir)
RL	Read Loop (Dir)
SE	Stop-on-Error Mode
SM	Modify Self-Test Mask
ST	Self Test Sequence
WL	Write Loop (Dir)
WR	Write/Read Loop (Dir)
ZE	Clear Error Counters
ZP	Zero Pass Count
BC	Block Compare
BF	Block Fill
BM	Block Move
BR	Breakpoint Insert
NOBR	Breakpoint Delete
BS	Block Search
BV	Block Verify
DC	Data Conversion and Expression
DU	Dump S-Records
GD	Go Direct (no breakpoints)
GN	Go and Stop after Next Instruction
GO	Go to Target Code
G	"Alias" for previous command
GT	Go and Insert Temporary Breakpoint
HE	Help Facility
LO	Load S-Records
MA	Macro Define/Display
NOMA	Macro Delete
MAE	Macro Edit
MAL	Enable Macro Expansion Listing

## MA NOMA

Macro Defi  
Macro

### 3.16 MACRO DEFINE/DISPLAY/DELETE

MA [<name>]

NOMA [<name>]

The <name> can be any combination of 1-8 alph

The **MA** command allows the user to define a CPU32Bug primitive commands with optional new <name> plus any arguments on the command executed. This allows the user to design new **NOMA** command is used to delete either a single

Entering **MA** without specifying a macro name macros and their definitions.

When **MA** is executed with the name of a macro displayed.

Line numbers are shown when displaying macro edit (**MAE**) command. If **MA** is executed with definition, then the CPU32Bug enters the macro definition prompt "M=", enter a CPU32Bug command are not checked for syntax until the macro is executed only a carriage return (null line) in response to either be deleted and redefined or it can be edited no primitive CPU32Bug commands (i.e., no definitions)

Macro definitions are stored in a string pool of 511 characters. In the definition mode, the offending string is discarded. LINE DISCARDED is printed and the user is re-prompted. This also happens if the string entered would cause the string to exceed the capacity of 511 characters. The only way to add or delete macros is to either edit or delete macros.

CPU32Bug commands contained in macros must be entered in time. Arguments are denoted in macro definitions by a numeral. As many as ten arguments are permitted by a zero would cause the first argument to be the first character.

## LO

Load S-Records

### 3.15 LOAD S-RECORDS FROM HOST

LO [<port><del>][<addr>][;<X/-C/T>][=<text>]

Use the **LO** command to download a Motorola S-record to the BCC. The **LO** command accepts serial port and memory.

The optional port number allows the user to specify a different port. The default is port 0.

The BCC default hardware configuration consists of a single PFB. This limits the user to one host computer running the BCC. If the user wants to load S-records, the user must escape out of the terminal emulation mode. If the user can not perform terminal emulation and send S-records, the user must press <CR> twice after re-entering the terminal emulation mode. All status messages from the BCC can now be sent.

The optional <addr> field allows the user to enter a different address to the address contained in the address field of the S-record. The contents of the S-record addresses (see **OF** command). If the address number is omitted, enter a comma before the address. Absolute addresses (i.e., "1000") should be used to avoid unpredictable results. An address is allowed to be used to support for function codes (see paragraph 2.5).

The optional text field, entered after the equal sign, begins looking for S-records at the host port. This text should NOT be deleted to the host device. This text should NOT be deleted immediately following the equal sign and terminated. If the user is operating full duplex, the string is echoed back to the user's terminal screen.

In order to accommodate host systems that echo the command string is transmitted to and received from the host, the command is sent to the host, **LO** looks for a line of text at the end of the echoed command. No data records are transferred if the system does not echo characters, **LO** continues to process the S-records. In situations where the host system does not echo the first record transferred by the host system be a header record. The **LF** after the header record serves to break the **LO** command.

LO

Load S-Record

Other options:

- C Ignore checksum. A checksum calculated as the S-record is read. The checksum is compared to the checksum in the S-record. If the compare fails, an error message is displayed. If this option is selected, the download will continue.
- X Echo. As the S-records are read, they are echoed to the terminal. Do not use this option with a host computer.
- T TRAP #15 code. This option causes the CPU32Bug to execute the TRAP #15 code (\$0C (\$4C4F200C)). The A command; the code \$0C indicates a trap. The CPU32Bug will pass the command to the target program to select the appropriate functions. Since some Motorola CPU32Bug, they set a different code.

The S-record format (refer to Appendix A) allows the S-record-block termination record. The contents (any offset address) is put into the target PC. Thus, use **GO** instead of **G <addr>** or **GO <addr>** to execute the program.

If a non-hex character is encountered within the S-record, the character preceding the non-hex character, is displayed to point at the faulty character.

An error condition exists if the embedded-record checksum calculated by CPU32Bug. An output message is displayed (from the address field of the record), the calculated checksum, and the record. A copy of the record is also output. A command to abort.

When a load is in progress, each data byte is compared to the data in memory location. If the compare fails, then an output message is stored, the data written, and the data read back causes the command to abort.

S-records are processed character-by-character. S-records stored previous to the error is still in memory.

LO

Load S-Record

### EXAMPLES

Suppose a host computer was

```

1          * Test Program
2          *
3 65004000          ORG
4
5 65004000 7001      MOVEQ.L
6 65004002 D088      ADD.L
7 65004004 4A00      TST.B
8 65004006 4E75      RTS
9  END
***** TOTAL ERRORS 0--
***** TOTAL WARNINGS 0--

```

Then this program was converted into an S-record

```

S00F00005445535453335337202001015E
S30D650040007001D0884A004E7577
S7056500400055

```

Load this file into BCC memory for execution at

```
CPU32Bug>LO -65000000<CR>
```

Enter the terminal emulator's escape key to return (F4 for ProComm). A host command is then entered. BCC is connected (for MS-DOS based host computer). The BCC was connected to the com1 port).

After the file has been sent, the user then restarts the host computer. For MS-DOS based host computers, enter **EXIT** at the prompt.

Since the port number equals the current terminal number, the download is complete and the terminal emulator displays the messages.

```
<CR><CR>
CPU32Bug>
```



## MAE

Macro

## MA NOMA

Macro Defi  
Macro

### EXAMPLES

```
CPU32Bug>MA<CR>
MACRO ABC
010 MD 3000
020 GO \0
CPU32Bug>
```

```
CPU32Bug>MAE ABC 15 RD<CR>
MACRO ABC
010 MD 3000
020 RD
030 GO \0
CPU32Bug>
```

```
CPU32Bug>MAE ABC 10 MD 10+R0<CR>
MACRO ABC
010 MD 10+R0
020 RD
030 GO \0
CPU32Bug>
```

```
CPU32Bug>MAE ABC 30<CR>
MACRO ABC
010 MD 10+R0
020 RD
CPU32Bug>
```

The second argument is used whenever the sequen  
the debugger command line would execute the m  
1, and ;B replacing "\0", "\1", and "\2", respectiv

To delete a macro, execute **NOMA** followed  
without specifying a macro name deletes all ma  
name that does not have a definition, an error me

### EXAMPLES

```
CPU32Bug>MA ABC<CR>
M=MD 3000
M=GO \0
M=<CR>
CPU32Bug>
```

```
CPU32Bug>MA DASM<CR>
M=MD \0:5;DI
M=<CR>
CPU32Bug>
```

```
CPU32Bug>MA<CR>
MACRO ABC
010 MD 3000
020 GO \0
MACRO DIS
010 MD \0:5;DI
CPU32Bug>
```

```
CPU32Bug>DASM 427C<CR>
0000427C      48E78080
00004280      4280
00004282      1018
00004284      5340
00004286      12D8
CPU32Bug>
```

```
CPU32Bug>MA ABC<CR>
MACRO ABC
010 MD 3000
020 GO \0
CPU32Bug>
```

```
CPU32Bug>NOMA DASM<CR>
CPU32Bug>
```

Def

Def

List

Exe

MOV  
CLR  
MOV  
SUB  
MOV

List

Del

MA  
NOMA

Macro Defi  
Macro

MAE

Macro

3.17 MACRO EDIT

CPU32Bug>MA ASM<CR>  
M=MM \0;DI  
M=<CR>  
CPU32Bug>

Def

CPU32Bug>MA<CR>  
MACRO ABC  
010 MD 3000  
020 GO \0  
MACRO ASM  
010 MD \0;DI  
CPU32Bug>

List

CPU32Bug>NOMA<CR>  
CPU32Bug>

Del

CPU32Bug>MA<CR>  
NO MACROS DEFINED  
CPU32Bug>

List

MAE <name><del><line#><del>[<string>

Where:

- <name> any combination of 1-8 al
- <line#> line number in range 1-99
- <string> replacement line to be inse

The MAE command permits modification of th  
line oriented and supports the following actions:

To insert a line, specify a line number between th  
inserted between. The text of the new line to be  
line following the line number.

To replace a line, specify its line number and en  
the command line.

A line is deleted if its line number is specified an

Attempting to delete a nonexistent line results in  
permit deletion of a line if the macro consists of  
macro. To define new macros, use MA; the MA  
macros.

Line numbers serve one purpose: specifying the l  
editing function. After the editing is complete, th  
line numbers.

**MM**

Memory

**3.20 MEMORY MODIFY**

MM &lt;addr&gt;[:[[B|W|L][A][N]][[DI]]

Use the **MM** command (alias **M**) to examine and write the following data types:

**Integer Data Type**

B – Byte

W – Word

L – Longword

The default data type is word. The **MM** command opens memory at the specified address and prompts the user to enter new data for the memory location, followed by the address. If the user does not enter new data, the command leaves the contents unaltered. That memory location is then closed.

The user may also enter one of several step commands while writing new data. Enter one of the following commands during execution:

- V or v    The next successive memory location is initialized whenever **MM** is executed by entering one of the other commands.
- ^        **MM** backs up and opens the next memory location.
- =        **MM** re-opens the same memory location, registers or memory location.
- .        Terminates **MM** command.

The N option of the **MM** command disables the command and forces alternate location accesses only, i.e. skip the address and use.

**NO**

If the address location requested is not in the offset register is non-zero and has the offset (**OF**) command.

**MAL**

Macro Expansion

**NOMAL**

Macro Expansion

**3.18 MACRO EXPANSION LISTING**

MAL

NOMAL

The **MAL** command allows the user to view expanded macro definitions, especially useful when errors result, as the line number is preserved.

The **NOMAL** command is used to suppress the expanded macro definitions.

The use of **MAL** and **NOMAL** is a convenient way to view the function of the macros.

**MD**

Memory

**MD**

Memory

### 3.19 MEMORY DISPLAY

MD[S] &lt;addr&gt;[:&lt;count&gt;|&lt;addr&gt;][: [B|W|

Use the **MD** command to display the contents following data types:

#### Integer Data Type

B – Byte

W – Word

L – Longword

The default data type is word (W). Integer data is displayed in ASCII. The DI option enables the resident MCU selected.

The optional count argument in the **MD** command is displayed, or the number of disassembled instructions selected. The default is 8 if no value for <count> is used. After the command is executed, the processor state is re-executed and the command is displayed the same address.

#### EXAMPLES

CPU32Bug&gt;md C000&lt;CR&gt;

0000C000 2800 1942 2900 1942 2800 1842

CPU32Bug&gt;&lt;CR&gt;

0000C010 FC20 0050 ED07 9F61 FF00 000A

Assume the following processor state: A2=0000

CPU32Bug&gt;md (a2,d5):&amp;19;b&lt;CR&gt;

00003627 4F82 00C5 9B10 337A DF01 6C3D

00003637 31AB 80

CPU32Bug&gt;

CPU32Bug&gt;md 5008;di&lt;CR&gt;

00005008 46FC2700

0000500C 61FF0000023E

00005012 4E7AD801

00005016 41ED7FFC

0000501A 5888

0000501C 2E48

0000501E 2C48

00005020 13C7FFFB003A

CPU32Bug&gt;

MOV

BSR

MOV

LEA

ADD

MOV

MOV

MOV

MOV

NO

If the address location requested is non-zero and has an offset register is non-zero and has an offset (OF) command.

## OF

## Offset Registers

Offset register rules:

- At power-up and cold-start reset, R7 have both base and top addresses pres
- R7 always has both base and top addr
- Any offset register can be set as the a
- The automatic register is always add CPU32Bug command where an offsc the **OF** command itself). To enter an i.e. +R7.
- The register commands (**RD**, **RM**) d counter is always displayed/enterec command does use the automatic regi
- There is always an automatic register set R7 as the automatic register. This

### EXAMPLES Display offset registers. Show

CPU32Bug>**OF**<CR>

```
R0 = 00000000 00000000 R1 = 00000000 00
R2 = 00000000 00000000 R3 = 00000000 00
R4 = 00000000 00000000 R5 = 00000000 00
R6 = 00000000 00000000 R7* = 00000000 00
```

Modify offset registers.

CPU32Bug>**OF R0**<CR>

```
R0 = 00000000 00000000? 5000 50FF<CR>
R1 = 00000000 00000000? 5100:200^<CR>
R0 = 00020000 000200FF? <CR>
R6 = 00000000 00000000? .<CR>
```

Display location \$5000. Shows base and top val

CPU32Bug>**M 5000;DI**<CR>

```
00000+R0 41F95445 5354 LEA.L ($
CPU32Bug>M R0;DI <CR>
00000+R0 41F95445 5354 LEA.L ($
CPU32Bug>
```

## MM

## Memory

### EXAMPLES

CPU32Bug>**MM 3100**<CR>

```
00003100 1234?<CR>
00003102 5678? 4321<CR>
00003104 9ABC? 8765^<CR>
00003102 4321?<CR>
00003100 1234? abcd.<CR>
```

CPU32Bug>**MM 3001;LA**<CR>

```
00003001 CD432187?<CR>
00003009 00068010? 68010+10=<CR>
00003009 00068020?<CR>
00003009 00068020? .<CR>
```

CPU32Bug>**MM 4000**<CR>

```
00004000 0000? 'A'<CR>
00004002 0000? 'B'<CR>
00004004 0000? 'CD'<CR>
00004006 0000? 'EFG'<CR>
```

00004008 0000? .<CR>

CPU32Bug>**MD 4000**<CR>

```
00004008 0041 0042 4344 4647 0000 0000
CPU32Bug>
```

The DI option activates the one-line assembler/d selected. The contents of the specified memory user prompted for an input with a question mark

- Enter <CR> – This closes the present next instruction. The instruction is un
- Enter a new source instruction follow assemble the new instruction and gen
- Enter <CR> – This closes the present

If a new source line is entered (second option al the new source line.

If an error is found during assembly, the car followed by an error message. The accessed loca

Refer to Chapter 4 for additional information abo

**MS**

Memo

**3.21 MEMORY SET**

MS <addr>{hexadecimal number}/{'stri

Use the **MS** command to write data to memory not size specific, so they can contain any number (size). If an odd number of digits is entered, the last digit is unchanged.

ASCII strings are entered by enclosing them in single quotes. If the string is longer than 255 characters, enter two consecutive quotes.

**EXAMPLE** Memory is initially cleared:

```
CPU32Bug>ms 25000 0123456789abcDEF 'This is a test'
CPU32Bug>md 25000:10;w<CR>
00025000 0123 4567 89AB CDEF 5468 6973
00025010 2733 3332 4275 6727 2345 6000
CPU32Bug>
```

**NO**

If the address location requested is non-zero and has an offset register is non-zero and has an offset (**OF**) command.

The **MS** command stores all data to memory. It should not be used on any location that is not word aligned only, such as the MC68332 TP requiring word accessing, use the **MM** command with the **;W** or **;L** option.

**OF**

Offset Registers

**3.22 OFFSET REGISTERS DISPLAY**

OF [Rn[:A]]

The **OF** command allows the user to access and modify offset registers. These registers are used to simplify the debugging of modules (refer to offset registers in paragraph 2.1.1).

There are 8 offset registers (R0 through R7), but only R0 through R6 are user accessible. The base and top addresses of R7 is always set to 0. The user can select R7 as the automatic register.

Each offset register has two values: base and top. The user can set the range declared by the offset register. The top address must be greater than the base address. When entering the base and top, the user may use the address/count format. When specifying a count the top address is omitted from the range, then a top address of \$ is used. The top address must be equal or exceed the base address. Wrap-around is not allowed.

Command usage:

- OF Display all offset registers and the automatic register.
- OF Rn Display/modify Rn. Scroll through the MM command.
- OF Rn:A Display/modify Rn and set the top address. The register is added to the list of registers except if an offset register is already indicated which register is

Range entry:

Ranges are entered in three formats; base address, top address, and base address followed by count. The count is described in the **MM** (memory modify) command.

Range syntax:

[<base address> [<del> <top address>]

or

[<base address> [ : <byte count>]

## PF

## Port F

( the next response demonstrates reversing the pr

XON/XOFF protocol [Y,N] = Y? ^ <CR>

Stop Bits [1,2] = 2? .<CR>

OK to proceed (y/n)? Y

CPU32Bug>

### 3.24.3 Port Format Parameters

The port format parameters are:

- Port base address – When assigning allows the user to adjust the base. Entering no value selects the default :
- Baud rate – Select the baud rate: 110
- Parity type – Set parity: even (E), odd
- Character width – Select 5-, 6-, 7-, or
- Number of stop bits – Only 1 and 2 st
- Automatic software handshake – Cur XON/XOFF characters sent to the de to cease transmission until a XON cl utilize FIFO buffering, therefore, non
- Software handshake character values may be defined as any 8-bit value. AS accepted.

## NO

Not all combinations of parity ty are supported for the BCC "SCI details.

## OF

## Offset Registers

Set R0 as the automatic register.

CPU32Bug>OF R0;A<CR>

R0\*=00005000 000050FF? .<CR>

Display location 0 relative to the default offset re

CPU32Bug>M 0;DI<CR>

00000+R0 41F95445 5354

CPU32Bug>

Display absolute location 0, override the automa

CPU32Bug>M 0+R7;DI <CR>

00000000 FFF8

CPU32Bug>

**PA**  
**NOPA**Printer A  
Printer D**3.23 PRINTER ATTACH/DETACH**

PA [&lt;port&gt;]

NOPA [&lt;port&gt;]

**PA** attach a printer to a specified port. **NOPA** detach a printer is attached, everything appearing on the printer. If no port is specified when executing the command, the default port is used. The port number must be in the range 0-15.

If the port number specified is not currently assigned, the command will be attempted on a printer that is not currently attached. Use the (port format) command to configure the port before attempting to attach a printer.

**RECOVERING FROM A "HUNG" PRINTER:** (bus errors, abort, etc). If **PA** is executed using a port number that is not currently assigned, a jam occurs, press the RESET switch on the M68CPU32BUG printer.

**EXAMPLES****CONSOLE DISPLAY:**

CPU32Bug&gt;PA &lt;CR&gt;

(attaching port 1 by default)

CPU32Bug&gt;HE NOPA &lt;CR&gt;

NOPA            Printer detach

CPU32Bug&gt;NOPA &lt;CR&gt;

(detach all attached printers)

CPU32Bug&gt;

**PF**

Port F

**3.24 PORT FORMAT**

PF [&lt;port&gt;]

Use the **PF** command to display and change the current port assignments, to display a list of the current port assignments, to change the current port assignments, and to configure a new port. The configuration process is done through the port or memory (**RM** and **MM** commands). An interactive mode is available. If the hardware, the user must explicitly direct **PF** to print the current port assignments.

Only eight ports are assigned at any given time. The command will be attempted on a printer that is not currently attached. Use the (port format) command to configure the port before attempting to attach a printer.

**3.24.1 List Current Port Assignments**

Executing **PF** without specifying a port number will display the current port assignments.

**EXAMPLE**

CPU32Bug&gt;PF &lt;CR&gt;

Current port assignments: (Port #: Board #)  
00: BCC, "SCI"

CPU32Bug&gt;

**3.24.2 Port Configuration**

Use **PF** to primarily change baud rates, stop bits, parity, and port number to assign and configure port parameters. The command will be attempted on a printer that is not currently attached. Use the (port format) command to configure the port before attempting to attach a printer.

When **PF** is executed with the number of a port, the command will be attempted on a printer that is not currently attached. Use the (port format) command to configure the port before attempting to attach a printer. To exit from the interactive mode, press the RESET switch on the M68CPU32BUG printer. While in the interactive mode, the (memory modify) command are supported.

**EXAMPLE**      Change number of stop bits on port 0

CPU32Bug&gt;PF 0 &lt;CR&gt;

Baud rate [110,300,600,1200,2400,4800,9600] = ?

Even, Odd, or No Parity [E,O,N] = N? &lt;CR&gt;

Char Width [5,6,7,8] = 8? &lt;CR&gt;

Stop bits [1,2] = 1? 2&lt;CR&gt;



## RD

Register

## PF

Port F

### EXAMPLES

```
CPU32Bug>rd<CR>
PC      =00003000      SR      =2700=TR:OFF_S_
SFC     =0=F0          DFC     =0=F0          U
D0      =00000000      D1      =00000000      D2
D4      =00000000      D5      =00000000      D6
A0      =00000000      A1      =00000000      A2
A4      =00000000      A5      =00000000      A6
00003000  424F          DC.W
CPU32Bug>
```

### NOTES

An asterisk following a stack pointer indicates that the stack pointer is not a valid stack pointer. To facilitate reading the mnemonic portion. These mnemonics are not valid.

**Trace Bits** The trace bits (T0, T1) are displayed by the mnemonic. These bits should not modify these bits.

T1	T0	Mnemonic
0	0	TR:OFF
0	1	TR:CHG
1	0	TR:ALL
1	1	TR:INV

**S Bits** The bit name (S) appears in the mnemonic. A period (.) indicates it is clear.

**Interrupt Mask** A number from 0 to 7 indicates the interrupt mask.

**Condition Codes** The bit name (X, N, Z, V, C) appears in the mnemonic. A period (.) indicates it is clear.

### 3.24.4 New Port Assignment

**PF** supports a set of drivers for a number of different hardware devices. If a previously unassigned port number, execute the **PF** command. The port number is then printed to indicate that the port is unassigned. Pressing **RETURN** at the prompt indicates that the serial communication device. Pressing **RETURN** at the prompt indicates that the port is unassigned. Once the name of the board is entered, **PF** prompts the user to enter the port name. Once the port name is entered, **PF** prompts the user to enter the port number.

Once a valid port is specified, default parameters are assigned. The first parameter is one of these default parameters. Before entering the port number, the user is allowed to change the port base address. Press **RETURN** to accept the default.

If the configuration of the new port is not correct, the user can enter the port number in configuration mode. Refer to paragraph 3.20.2 for more information. If the port has a fixed configuration, then **PF** issues the error message.

The user must enter the letter "Y" at the "OK to proceed" prompt. Pressing **BREAK** any time prior to the "OK to proceed" prompt leaves the port unassigned. This is only true if the port is unassigned.

#### EXAMPLE Assigning port 1.

```
CPU32Bug>PF 1<CR>
Logical unit $01 unassigned
Name of board?<CR>
Boards and ports supported:
BCC: SCI
MC68681: A, B
Name of board? mc68681<CR>
Name of port? a<CR>
Port base address = $FFFFE000?<CR>
Baud rate [110, 300, 600, 1200, 2400, 4800]?
OK to proceed (Y/N)? n
CPU32Bug>
```

RD

Register

RD

Register

3.25 REGISTER DISPLAY

RD {[+|-|=][<dtype>][[/]]}{[+|-|=][<reg1>

Use the **RD** command to display the target state of the target program (refer to the **GO** command). The target program is disassembled and displayed. Internally, a register mask is maintained when **RD <CR>** is executed. At reset time, this mask is set to all. Change this register mask with the **RD** command. The command has the capability to enable or disable the display of any register. Showing only the registers of interest, minimizing the amount of data displayed.

The arguments are:

- + Add a device or register range
- Remove a device or register range. In which case it is removed from the mask.
- = Set a device or register range
- / Use this delimiter between device names
- <reg1> Indicates the first register in the range
- <reg2> Indicates the last register in the range
- <dtype> Indicates a device name. The device name is followed by the registers for:

MPU Microprocessor

Observe the following when specifying any argument:

- The qualifier is applied to the next register.
- If no qualifier is specified, a + qualifier is assumed.
- All device names should precede register names.
- The command line arguments are processed after parsing, thus, the sequence of arguments has an impact on the results.
- When specifying a register range, <reg1> and <reg2> must be of the same class, i.e. D0 - A7.
- The register mask used by **RD** is a global mask, including the trace and breakpoint exceptions.

The MPU registers in ordering sequence are:

Number of registers	
10	System Registers
8	Data Registers
8	Address Registers

## RS

Register

## RD

Register

### 3.28 REGISTER SET

RS <reg>[<exp>][;A]

Use the **RS** command to display or change a s value is always added to <exp> unless override the **OF** (offset register) command.

The ;A option is only valid when <reg> is an off <reg> as the automatic register. If R7 is specifie See the **OF** (offset register) command.

#### EXAMPLES

```
CPU32Bug>RS PC 40*1000+4<CR>
PC      =00040004
CPU32Bug>
```

```
CPU32Bug>OF R4;A<CR>
R4*00000000 00000000? 4000 4FFF<CR>
CPU32Bug>RS PC 124<CR>
PC      =00004124
CPU32Bug>RS A4 32A<CR>
A4      =0000432A
CPU32Bug>RS A5 400+R7<CR>
A5      =00000400
```

```
CPU32Bug>
```

The source and destination function code re mnemonic:

#### Function Code

0  
1  
2  
3  
4  
5  
6  
7

To set the display to D6 and A3 only.

```
CPU32Bug>RD =D6/A3<CR>
D6      =00000000 A3      =00000000
00003000 4AFC              ILLEGAL
CPU32Bug>
```

Note that the above sequence sets the display to

To restore all the MPU registers.

```
CPU32Bug>rd +mpu<CR>
PC      =00003000      SR      =2700=TR:OFF_S
SFC     =0=F0          DFC     =0=F0
D0      =00000000      D1      =00000000
D4      =00000000      D5      =00000000
A0      =00000000      A1      =00000000
A4      =00000000      A5      =00000000
00003000 4AFC              ILLEGAL
CPU32Bug>
```

Note that an equivalent command is ''RD +PC-A

**RESET**

Cold/Warm

**RM**

Register

**3.26 COLD/WARM RESET****RESET**

Use the **RESET** command to specify the reset detected by the processor. Press the RESET to generate a reset exception.

Two **RESET** levels are available:

**COLD** This is the standard mode. In this mode all the static code is executed.

**WARM** In this mode all the static code occurs. This is convenient for saving the target register state, and

**EXAMPLE**

```
CPU32Bug>RESET<CR>
```

```
Cold/Warm Start = C (C/W)? W<CR>
```

```
CPU32Bug>
```

```
CPU32Bug Debugger/Diagnostics - Version
(C) Copyright 1991 by Motorola Inc.
Warm Start
```

```
CPU32Bug>
```

**3.27 REGISTER MODIFY****RM <reg>**

Use the **RM** command to display and change the register. It is essentially the same way as the **MM** command, but it controls the display/change session. Refer to the M68000 User's Manual for details.

**EXAMPLES**

```
CPU32Bug>RM D4<CR>
```

```
D5      =12345678? ABCDEF^<CR>
```

```
D4      =00000000? 3000.<CR>
```

```
CPU32Bug>
```

```
CPU32Bug>rm sfc<CR>
```

```
SFC     =7=CS ? 1=<CR>
```

```
SFC     =1=UD ? .<CR>
```

```
CPU32Bug>
```

T

Trace

SD

Switch D

Trace the next two instructions:

```
CPU32Bug>T 2<CR>
PC    =00007006      SR    =2700=TR:OFF_S_
SFC   =0=F0          DFC   =0=F0
D0    =0008F41C      D1    =0008F41C
D4    =00000000      D5    =00000000
A0    =00000000      A1    =00000000
A4    =00000000      A5    =00000000
00007006 E289                LSR.L    #$1
PC    =00007008      SR    =2700=TR:OFF_S_
SFC   =0=F0          DFC   =0=F0
D0    =0008F41C      D1    =00047A0E
D4    =00000000      D5    =00000000
A0    =00000000      A1    =00000000
A4    =00000000      A5    =00000000
00007008 66FA                BNE.B    $70
CPU32Bug>
```

3.29 SWITCH DIRECTORIES

SD

Use the SD command to toggle between the debu

Use the HE (Help) command to list the current d

Directory structure allows access to the debu  
diagnostic commands are only available from the

EXAMPLES

```
CPU32Bug>SD<CR>
CPU32Diag>
```

```
CPU32Diag>SD<CR>
CPU32Bug>
```

**T**

Tra

**T**

Tra

### 3.30 TRACE

**T** [<count>]

Use the **T** command to execute one instruction execution. **T** starts tracing at the address in the number of instructions to be traced before reset. The default is 1. As each instruction is traced, a register

During tracing, breakpoints in ROM or write protection for all trace commands which allow the use of the Control is returned to CPU32Bug if a breakpoint

Trace functions are implemented with the trace Do not modify trace bits (T0, T1) while using the are implemented using the hardware trace bits in trace mode, breakpoints are monitored and the instruction with breakpoint is traced. This allows trace mode.

**EXAMPLE** The following program resides

```
CPU32Bug>MD 7000;DI<CR>
00007000 2200          MOVE.L
00007002 4282          CLR.L
00007004 D401          ADD.B
00007006 E289          LSR.L
00007008 66FA          BNE.B
0000700A E20A          LSR.B
0000700C 55C2          SCS.B
0000700E 60FE          BRA.B
CPU32Bug>
```

Initialize PC and D0:

```
CPU32Bug>RM PC<CR>
PC      =00008000 ? 7000.<CR>
```

```
CPU32Bug>RM D0 <CR>
D0      =00000000 ? 8F41C.<CR>
```

Display target registers and trace one instruction:

```
CPU32Bug>RD<CR>
PC      =00007000      SR      =2700=TR:OFF_S
SFC     =0=F0          DFC     =0=F0
D0      =0008F41C      D1      =00000000
D4      =00000000      D5      =00000000
A0      =00000000      A1      =00000000
A4      =00000000      A5      =00000000
00007000 2200          MOVE.L  D0,
```

```
CPU32Bug>T<CR>
PC      =00007002      SR      =2700=TR:OFF_S
SFC     =0=F0          DFC     =0=F0
D0      =0008F41C      D1      =0008F41C
D4      =00000000      D5      =00000000
A0      =00000000      A1      =00000000
A4      =00000000      A5      =00000000
00007002 4282          CLR.L   D2
CPU32Bug>
```

Trace next instruction:

```
CPU32Bug><CR>
PC      =00007004      SR      =2704=TR:OFF_S
SFC     =0=F0          DFC     =0=F0
D0      =0008F41C      D1      =0008F41C
D4      =00000000      D5      =00000000
A0      =00000000      A1      =00000000
A4      =00000000      A5      =00000000
00007004 D401          ADD.B   D1,
CPU32Bug>
```

**TT**

Trace To Temp

**3.33 TRACE TO TEMPORARY BREAKPOINT**

TT &lt;addr&gt;

Use the **TT** command to set a temporary breakpoint by specifying the address (as opposed to the **GT** command) and control is returned to the address. As each instruction is traced, a register check is performed.

During tracing, breakpoints in ROM or write protection are not recognized for all trace commands which allow the use of breakpoints. A breakpoint with 0 count is encountered. See the details.

The trace functions are implemented with the trace register. Do not modify trace bits (T0, T1) while using the trace functions. The functions are implemented using the hardware trace bits in the trace mode, breakpoints are monitored and their corresponding instruction with breakpoint is traced. This allows tracing in trace mode.

**EXAMPLE** The following program resides in memory.

```
CPU32Bug>MD 7000;DI<CR>
00007000 2200          MOVE.L
00007002 4282          CLR.L
00007004 D401          ADD.B
00007006 E289          LSR.L
00007008 66FA          BNE.B
0000700A E20A          LSR.B
0000700C 55C2          SCS.B
0000700E 60FE          BRA.B
CPU32Bug>
```

Initialize PC and D0:

```
CPU32Bug>RM PC<CR>
PC      =00008000 ? 7000.<CR>
```

```
CPU32Bug>RM D0<CR>
D0      =00000000 ? 8F41C.<CR>
```

**TC**

Trace On Change

**3.31 TRACE ON CHANGE OF CONTROL**

TC [&lt;count&gt;]

Use the **TC** command to start execution at the address. Execution is in real time until a change of control occurs. The optional count field specifies the number of changes of control to CPU32Bug. The optional count field is 0 when a change of control flow occurs.

During tracing, breakpoints in ROM or write protection are not recognized for all trace commands which allow the use of breakpoints. A breakpoint only if it is at a change of control to CPU32Bug if a breakpoint with 0 count is encountered. See the details.

The trace functions are implemented with the trace register. Do not modify the trace bits (T0, T1) while using the trace functions. The functions are implemented using the hardware trace bits in the trace mode, breakpoints are monitored and their corresponding instruction with breakpoint is traced. This allows tracing in trace mode.

**EXAMPLE** The following program resides in memory.

```
CPU32Bug>MD 7000;DI<CR>
00007000 2200          MOV.L
00007002 4282          CLR.L
00007004 D401          ADD.B
00007006 E289          LSR.L
00007008 66FA          BNE.B
0000700A E20A          LSR.B
0000700C 55C2          SCS.B
0000700E 60FE          BRA.B
CPU32Bug>
```

Initialize PC and D0:

```
CPU32Bug>RM PC <CR>
PC      =00008000 ? 7000.<CR>
```

```
CPU32Bug>RM D0 <CR>
D0      =00000000 ? 8F41C.<CR>
```

## TC

Trace On Change

Trace on change of flow:

```
CPU32Bug>TC<CR>
00007008 66FA          BNE.B  $70
PC  =00007004      SR  =2700=TR:OFF_S_
SFC  =0=F0        DFC  =0=F0
D0   =0008F41C    D1   =00047A0E
D4   =00000000    D5   =00000000
A0   =00000000    A1   =00000000
A4   =00000000    A5   =00000000
00007004 D401          ADD.B  D1,
CPU32Bug>
```

Note that the above display also shows the chan

## TM

Transparent

### 3.32 TRANSPARENT MODE

TM [<port>][<escape>]

The **TM** command connects the console serial port to communicate with a host computer. A message character, i.e., the character used to exit the transparent mode until the escape character is received by the console to the host and at power up or reset is initialized

The optional port number allows the user to select a port number. If the port number is omitted the default is port 1. The port

Ports do not have to have the same baud rate, but the baud rate should be equal to or greater than the host's baud rates.

The optional escape argument allows the user to specify the escape character in the following formats:

ascii code	:	\$03	Set escape character to 03
ascii character	:	'c	Set escape character to 'c
control character	:	^C	Set escape character to ^C

If the port number is omitted and the escape argument is present, the escape argument with a comma to distinguish it from the port number.

### EXAMPLES

```
CPU32Bug>TM<CR>
Escape character:  $01=^ A
<^A>
```

```
CPU32Bug>TM ^g<CR>
Escape character:  $07=^ G
<^G>
CPU32Bug>
```



**VE**

Verify S-Records

Then converted into an S-Record file named TE5

```
S00A0000544553542E4D58E2
S30D650040007001D0884A004E7577
S7056500400055
```

This file was downloaded into memory using "I" and may be examined in memory using the **MD** (memory dump) command.

```
CPU32Bug>MD 4000:4;DI<CR>
00004000 7001          MOVEQ.L    #$1
00004002 D088          ADD.L      A0,
00004004 4A00          TST.B      D0
00004006 4E75          RTS
CPU32Bug>
```

To ensure the program has not been destroyed, verification is performed.

```
CPU32Bug>VE -65000000<CR>
```

Enter the terminal emulator's escape key to return (F4 for ProComm). A host command is then entered. When the BCC is connected (for MS-DOS based host computers), the BCC was connected to the com1 port.

After the file has been sent, the user then restarts the host computers, enter **EXIT** at the prompt.

Since the port number equals the current terminal number, that verification is complete and the terminal emulator message.

```
<CR><CR>
Verify passes.
CPU32Bug>
```

The verification passes. The program stored in the S-record file.

**TT**

Trace To Temporary Breakpoint

Trace to temporary breakpoint:

```
CPU32Bug>TT 7006<CR>
PC    =00007002      SR    =2700=TR:OFF_S
SFC    =0=F0         DFC    =0=F0
D0     =0008F41C     D1     =0008F41C
D4     =00000000     D5     =00000000
A0     =00000000     A1     =00000000
A4     =00000000     A5     =00000000
00007002 4282          CLR.L      D2
PC    =00007004      SR    =2704=TR:OFF_S
SFC    =0=F0         DFC    =0=F0
D0     =0008F41C     D1     =0008F41C
D4     =00000000     D5     =00000000
A0     =00000000     A1     =00000000
A4     =00000000     A5     =00000000
00007004 D401          ADD.B      D1,
At Breakpoint
PC    =00007006      SR    =2700=TR:OFF_S
SFC    =0=F0         DFC    =0=F0
D0     =0008F41C     D1     =0008F41C
D4     =00000000     D5     =00000000
A0     =00000000     A1     =00000000
A4     =00000000     A5     =00000000
00007006 E289          LSR.L      #$1
CPU32Bug>
```

# VE Verify S-Records

## 3.34 VERIFY S-RECORDS AGAINST

VE [<port>][<addr>][;<X/-C>][=<text>]

VE is identical to the LO command with the exception that the data is merely compared to the contents of memory.

The VE command accepts serial data from a host system and compares it to data already in memory. If the data matches, the host system is informed via information sent to the terminal screen.

The optional port number allows the user to specify a different host port. If the port number is omitted the default is port 0. The port number can be any valid ASCII character.

The BCC default hardware configuration consists of one host computer running the PFB. This limits the user to one host computer running the PFB. If the user is not performing terminal emulation and send S-records, the user must escape out of the terminal emulation mode, all status messages from the host system can now be sent.

The optional <addr> field allows the user to enter a specific address contained in the record address field. This can be used to verify data at different locations than would normally occur. If the address is not added to the S-record addresses. If the address is omitted, precede the address with a comma to indicate the address (i.e., "1000") should be entered, as opposed to an offset (i.e., "+1000"). An address is allowed here rather than an offset (see paragraph 2.5).

The optional text field, entered after the equals sign, begins to look for S-records at the host port. This device to initiate the download. Do not delimit the text field with an equals sign and terminates with a carriage return. The host system echoes back to the host port and appears on the user's terminal screen.

Some host systems echo all received characters to the terminal screen. Some host systems echo one character at a time. After the entire command is received, the host system echoes the character from the host signifying the end of the command. If the host system does not echo the character until LF is received. If the host system does not echo the character before data records are processed. For

# VE Verify S-Records

host system does not echo characters that the host system echoes back to the host port. The header record is not used, but the data records are processed. The VE command is processed out of the loop so that data records are processed.

Other VE options are:

-C option Ignore checksum. A checksum is calculated as the S-record is received. If the checksum is compared to the host system's checksum, if the compare fails, an error message is displayed. If the compare is selected, the comparison is performed.

X option Echo. This option echoes the data received from the host port. Do not use this option if the host system does not echo.

During a verify operation S-record data is compared to the data in the address field of the S-record. If the data matches, the non-comparing record is set aside until the next S-record is received. If three non-comparing records are encountered, the command is aborted.

If a non-hex character is encountered within the S-record, the host system is printed to the screen and CPU32Bug's error handling routine is invoked.

An error condition exists if the embedded checksum calculated by CPU32Bug. A message is displayed to the user (as obtained from the address field of the record). The host system read with the record. A copy of the record is added to the list of records. The command to abort.

## EXAMPLES

This short program was developed on a host system running the PFB.

```

1          * Test Program
2          *
3          65004000          ORG
4
5          65004000 7001      MOV
6          65004002 D088      ADD
7          65004004 4A00      TST
8          65004006 4E75      RTS
9          END
***** TOTAL ERRORS          0--
***** TOTAL WARNINGS        0--

```

#### 4.1.2 M68300 Family Resident Structured Ass

There are several major differences between the resident structured assembler. The resident assembler treats the entire program as a unit, while the CPU32Bug treats each line as an individual unit. Due mainly to this basic functional difference, the capabilities are more restricted:

- Label and line numbers are not used to specify memory locations in a program. The one-line assembler, therefore, cannot make the required definition located on a separate line.
- Source lines are not saved. In order to verify the machine code is disassembled and the source lines are lost.
- Only two directives (DC.W and SYSCALL) are supported.
- No macro operation capability is included.
- No conditional assembly is used.
- No structured assembly is used.
- Several symbols recognized by the CPU32Bug assembler character set. Some symbols have multiple meaning to the assembler. These are:

Asterisk (\*) - Multiply

Slash (/) - Divide or

Ampersand (&) - And or de

Although functional differences exist between the CPU32Bug and the true subset of the resident assembler. The CPU32Bug is a true subset to the resident assembler except as described above.

## 4.2 SOURCE PROGRAM CODING

A source program is a sequence of source statements. Each source statement occurs on a single line. Each line contains a label, an instruction, a DC.W directive, or a SYSCALL instruction. Each line follows a consistent source line format.

## VE

Verify S-Records

Now change the program in memory and perform a verification.

```
CPU32Bug>M 4002<CR>
00004002 D088 ? D089.<CR>
```

```
CPU32Bug>VE -65000000<CR>
```

Enter the terminal emulator's escape key to return to the prompt (F4 for ProComm). A host command is then entered. The BCC is connected (for MS-DOS based host computers). The BCC was connected to the com1 port).

After the file has been sent, the user then restarts the terminal emulator. On MS-DOS based host computers, enter **EXIT** at the prompt).

Since the port number equals the current terminal number, the verification is complete and the terminal emulator displays the message.

```
<CR><CR>
```

```
S30D65004000-----88-----77
CPU32Bug>
```

The byte which was changed in memory does not match the S-record.

## CHAPTER 4 ASSEMBLER/EDITOR

### 4.1 INTRODUCTION

Included as part of the CPU32Bug firmware is an assembler. The assembler is an interactive assembler/editor in which each source line is translated into M68300 Family machine code into memory as it is entered. In order to display a listing, and the instruction mnemonic and operands are entered, the operands are translated.

The CPU32Bug assembler is effectively a subset of a full assembler. It has some limitations as compared with a full assembler; line numbers and labels; however, it is a powerful tool for the code of the M68300 Family.

#### 4.1.1 M68300 Family Assembly Language

M68300 Family assembly language is the symbolic language used for processing by the assembler. This language is a compact and efficient

- Operations
  - M68300 Family machine-instructions
  - Directives (pseudo-ops)
- Operators
- Special symbols

##### 4.1.1.1 Machine-Instruction Operation Codes

The part of the assembly language that provides the machine codes for the M68300 Family machine instructions is described in the CPU32Bug Manual. Refer to that manual for any questions concerning machine instructions.

##### 4.1.1.2 Directives

Normally, assembly language can contain machine instructions and auxiliary action. The CPU32Bug assembler recognizes the `END` (constant) and `SYSCALL`. These two directives are used for CPU32Bug utility calls (refer to paragraphs 4.2.3 and 4.2.4).

#### 4.2.1.5 Character Set

The character set recognized by the CPU32Bug :

- The letters A through Z (uppercase and lowercase)
- The integers 0 through 9
- Arithmetic operators: +, -, \*, /, <<, >>
- Parentheses ( )
- Characters used as special prefixes:
  - # (pound sign) specifies the immediate
  - \$ (dollar sign) specifies a hexadecimal
  - & (ampersand) specifies a decimal
  - @ (commercial at sign) specifies a bit
  - % (percent sign) specifies a byte
  - ' (apostrophe) specifies an ASCII
- Five separating characters:
  - Space
  - . (period)
  - / (slash)
  - (dash)
- The asterisk (\*) character indicates conditional

#### 4.2.2 Addressing Modes

Effective address modes, combined with operations performed by a given instruction. Effective addressing detail in the CPU32 Reference Manual.

#### 4.2.1 Source Line Format

Each source statement is a combination of operation codes, numbers, labels and comments are not used.

##### 4.2.1.1 Operation Field

Since there is no label field, the operation field and data field also follow one or more spaces. Entries can consist of:

- Operation codes which correspond to instructions
- Define constant directive (DC.W) defines a constant
- System call directive (SYSCALL) calls a system

The size of the data field affected by an instruction. Instructions and directives can operate on more than one data size. The size code must be specified or a default size applies. The size need not be specified if only one data size is present. The size is followed by a period (.) and the data size code. The data size codes are:

- B = Byte (8-bit data)
- W = Word (16-bit data; the usual default)
- L = Longword (32-bit data)

When the instruction or directive does not have a data field, the size is not permitted.

<u>EXAMPLES</u>	Legal	
LEA	(A0) , A1	Load the effective address of A1; size is the default
ADD . B	(A0) , D0	Add the byte pointed to by A0 to D0
ADD	D1 , D2	Add the low order word of D1 to D2; default size code is W
ADD . L	A3 , D3	Add the entire 32-bit word of A3 to D3

<u>EXAMPLE</u>	Illegal	
SUBA . B	#5 , A1	Illegal size specified; instruction would subtract 5 from A1; byte operation

#### 4.2.1.2 Operand Field

If present, the operand field follows the operation by at least one space. When two or more operands are present, they are separated by a comma. In an instruction like 'ADD <EA>', the <EA> field is the source effective address (<EA>) field, and the <EA> field. Thus, the contents of register D1 are added to register D2. In the instruction 'MOVE D1,D2', the second subfield (D2) is the destination field. In the format '<opcode> <source>,<destination>' a

#### 4.2.1.3 Disassembled Source Line

The disassembled source line may not look identical to the original source line. The assembler decides how to interpret the numbers used. If the number is not a signed hexadecimal offset. Otherwise, it is treated as a signed hexadecimal offset. Otherwise, it is treated as a signed hexadecimal offset.

#### EXAMPLE

```
MOVE.L    #1234,5678
MOVE.L    FFFFFFFC(A0),5678
```

disassembles to

```
00003000  21FC0000 12345678
00003008  21E8FFFC 5678
```

Also, for some instructions, there are two valid mnemonics. The assembler recognizes two for each instruction. The **BT** form (branch always) and **DBF** (never taken) are different forms of the branch always instruction. When they appear different from the originally entered code

```
BT is disassembled as BRA
DBRA is disassembled as DBF
```

#### NO

The assembler recognizes two forms for each instruction. The **BT** form (branch always) and **DBF** (never taken) are different forms of the branch always instruction. When they appear different from the originally entered code, the assembler accepts both forms.

#### 4.2.1.4 Mnemonics and Delimiters

The assembler recognizes all M68300 Family instructions. It recognizes binary, octal, decimal, and hexadecimal, with hexadecimal values preceded by an ampersand (&).

- Decimal values are preceded by an ampersand (&):  
&12334  
&-987654321
- Hexadecimal values are preceded by a dollar sign (\$):  
\$AFE5

One or more ASCII characters enclosed by single quotes. ASCII strings are right-justified and zero filled to the left. Immediate operands.

```
00003000  21FC0000 12345678
005000    0053
005002    223C41424344
005008    3536
```

The following register mnemonics are recognized:

Pseudo Registers	
R0-R7	User Offset Registers.
Main Processors	
PC	Program Counter - Used only in floating point instructions
SR	Status Register
CCR	Condition Codes Register (Lower 8 bits)
USP	User Stack Pointer
SSP	System Stack Pointer
VBR	Vector Base Register
SFC	Source Function Code Register
DFC	Destination Function Code Register
D0-D7	Data Registers
A0-A7	Address Registers - Address registers are used as pointers, that is, either USP or SSP register

### EXAMPLES

00010022	04D2	DC.W	123
00010024	AAFE	DC.W	&A
00010026	4142	DC.W	'AE
00010028	5443	DC.W	'TB
0001002A	0043	DC.W	'C'

#### 4.2.4 System Call Directive (SYSCALL)

This directive aids the user in making the TRAP this directive is:

SYSCALL <function name>

For example, the following two pieces of code p

```

        TRAP      #$F
        DC.W      0
or
        SYSCALL   .INCHR
    
```

The CPU32Bug input default is hexadecimal, w programming a CPU32Bug assembler TRAP fu and let CPU32Bug make the conversion. Refer t listing of all the functions provided.

#### 4.3 ENTERING AND MODIFYING S

User programs are entered into memory using th is entered in assembly language statements on a as it is converted immediately upon entry into m the type of source line that can be entered.

Symbols and labels, other than the defined assembler has no means of storing the associat tables. This forces the programmer to use memori use labels.

Also, editing is accomplished by retyping an e moving a block of memory data to free up or del the **BM** command).

Table 4-1 summarizes the CPU32Bug one-line a

**Table 4-1. CPU32Bug Ass**

Format	
Dn	Data register direct
An	Address register direct
(An)	Address register indirec
(An)+	Address register indirec
-(An)	Address register indirec
d(An)	Address register indirec
d(An,Xi)	Address register indirec
(bd,An,Xi)	Address register indirec
ADDR(PC)	Program counter indirec
ADDR(PC,Xi)	Program counter indirec
(ADDR,PC,Xi)	Program counter indirec
(xxxx).W	Absolute word address
(xxxx).L	Absolute long address
#xxxx	Immediate data

The user may use an expression in any numeric has a built in expression evaluator that supports t

Binary numbers
Octal numbers
Decimal numbers
Hexadecimal numbers
String literals
Offset registers
Program counter

Allowed operators are:

Addition	+
Subtraction	-
Multiply	*
Divide	/
Shift left	<<
Shift right	>>
Bitwise or	!
Bitwise and	&

The order of evaluation is strictly left to right with others. The only exception is when the user uses parentheses.

Possible points of confusion:

- Differentiate numbers and registers to  
`CLR D0` means CLR.W reg  
`CLR $D0`  
`CLR 0D0`  
`CLR +D0`  
`CLR D0+0` all mean CLR.W n
- With the use of asterisk (\*) to represent  
how does the assembler know when to  
For parsing algebraic expressions.

<OPERAND> <OPERAT

with a possible left or right parent

Given the above order, the as  
definition to use. For example:

***	Means
*+*	Means
2**	Means
*&&16	Means

When specifying operands, the user may skip modes.

- Address register indirect with index, l
- Program counter indirect with index,

For the above modes, the rules for omission/skip

- The user may terminate the operand b

## EXAMPLE

`CLR ( )` or  
`CLR (,,)` is equivalent to  
`CLR (0.N,ZA0,ZD0.W*1)`

- The user may skip a field by stepping

## EXAMPLE

`CLR (D7)` is equivalent to  
`CLR ($D7,ZA0,ZD0.W*1)`  
but  
`CLR (,,D7)` is equivalent to  
`CLR (0.N,ZA0,D7.W*1)`

- If the user does not specify the base  
the register number, it indicates that r
- If the user does not specify the index
- Any unspecified displacements are de

## 4.2.3 Define Constant Directive (DC.W)

The format for the DC.W directive is:

DC.W <operand >

This directive defines a constant in memory. Th  
value) which can contain the actual value (deci  
operand can be an expression which is assigned  
is aligned on a word boundary if word (.W) size  
characters are enclosed inside single quotes mark  
byte of memory with the eighth bit (MSB) alwa  
byte is right justified. A maximum of two AS  
directive.



It is necessary to create an equate file with the ro  
download the archive file C32SCALL.ARC fr  
(BBS). For more information on the FR  
M68xxxEVx/L2.

When using the CPU32Bug one-line assembl  
equates are pre-defined. Input: SYSCALL, space

### EXAMPLE

```
CPU32Bug>M 3000;DI<CR>
0000 3000 00000000      ORI.B
0000 3000 4E3F0022      SYSCALL
0000 3004 00000000      ORI.B
CPU32Bug>
```

### 5.1.2 Input/Output String Formats

Within the context of the TRAP #15 handler are

Pointer/Pointer Format	The string is d pointer to the l
Pointer/Count Format	The string is contains the cc the string itself
Line Format	A line is define line feed.

## 5.2 SYSTEM CALL ROUTINES

Table 5-1 summarizes the TRAP #15 functio  
description of the available system calls.

### 4.3.1 Executing the Assembler/Disassembler

The assembler/disassembler is actuated using th  
MD (Memory Display) commands:

```
MM <ADDR>;DI
where
<CR>      sequences to next i
.<CR>      exits command
and
MD[S] <ADDR>[:<count>I<ADI
```

Use the MM (;DI option) to enter and modify  
memory contents at the specified location are d  
line can be entered if desired.

The disassembled line is either an M68300  
directive. If the disassembler recognizes a valid f  
If the disassembler does not recognizes a valid  
DC.W \$XXXX (always hex) is returned. B  
instructions, a word of data interpreted as a valid

### 4.3.2 Entering a Source Line

Enter a new source line immediately following  
in paragraph 4.2.1.

```
CPU32Bug>MM 6000;DI <CR>
00006000      2600  MOV
```

When a line is terminated with a carriage return  
screen, the new line is assembled and displ  
disassembled and displayed:

```
CPU32Bug>MM 6000;DI<CR>
00006000      528B  ADD
00006002      4282  CLR
```

Another program line can now be entered. Progr  
have been entered. A period (.) is used to exit th  
assembly, the assembler displays the line unasser  
accessed is redisplayed:

```
CPU32Bug>MM 6000;di <CR>
00006000      528B  ADD
LEA.L 5(A0,D8),A4
BAD COMBINATION OF COMMAND, OPERA
00006000      528B  ADD
```

### 4.3.3 Entering Branch and Jump Addresses

When entering a source line containing a branch the offset to the branch's destination in the instruction is entered. The user must append the appropriate offset to the branch's destination in the instruction.

To reference a current location in an operand expression, the user must append the appropriate offset to the branch's destination in the instruction.

#### EXAMPLES

```
0000D000      6000BF68
0000D000      60FE
0000D000      4EF90000
0000D000      4EF00130
```

In the case of forward branches or jumps, the address is unknown as the program is being entered. The user must enter a placeholder to reserve space. After the actual address is determined, the instruction can be re-entered using the correct value. For example, the user might enter "S" and "L".

### 4.3.4 Assembler Output/Program Listings

Use the **MD** (Memory Display) command with the appropriate address. The **MD** command requires the starting address in the command line. When the ;DI option is used, the instructions disassembled and displayed are equal to the address in the command line.

Note again, that the listing may not correspond exactly to the address in the command line. In paragraph 4.2.1.3, the disassembler displays in six the offset of an address register; all other numbers are in hexadecimal.

## CHAPTER 5 SYSTEM CALLS

### 5.1 INTRODUCTION

This chapter describes the CPU32Bug TRAP #15 system calls. System calls access selected functions including input and output routines. TRAP #15 is used to end of a user program (refer to the .RETURN macro).

In the descriptions of some input and output functions, the default output port is used. After power-up or reset, the default output port is the BCC terminal port).

#### 5.1.1 Executing System Calls Through TRAP #15

To execute a system call from a user program, the user must enter the TRAP #15 opcode in the source program. The code corresponding to the TRAP #15 opcode is shown in the following table.

Format in user program:

```
TRAP #15      Sys
DC.W $xxxx    Rou
```

In some of the examples shown in the following sections, the Motorola Macro Assembler (M68MASM) is used. The M68MASM automatically assembles the TRAP #15 call for the user program. The SYSCALL macro is:

```
SYSCALL      MACRO
              TRAP      #15
              DC.W      \1
              ENDM
```

The CPU32Bug input default is hexadecimal, so the user must make the conversion when programming a CPU32Bug assembler TRAP #15 call.

Using the SYSCALL macro, the system call appears as follows:

```
SYSCALL      <routine name>
```

**.CHANGEV**

Parse Value, As

If the above code was called with a syscall routine format and POINT contained 2 (longwords), the POINT would contain 4 (pointing to first character buffer start address (not the address of the first process. In this case, a value of 2 in POINT indicates character to be processed. After calling .CHANGEV

```
COUNT = 3
```

If the above code was called again, nothing could be issued. For example, if the string 5 is entered

```
COUNT = 3? 5<CR>
```

```
COUNT = 5
```

If in the previous example nothing had been entered value.

```
COUNT = 3? <CR>
```

```
COUNT = 3
```

**Table 5-1. CPU32Bug**

Function	Trap Code	
.BINDEC	\$0064	Convert binary
.CHANGEV	\$0067	Parse value
.CHKBRK	\$0005	Check for break
.DELAY	\$0043	Timer delay function
.DIVU32	\$006A	Divide two 32-bit
.ERASLN	\$0027	Erase line
.INCHR	\$0000	Input character
.INLN	\$0002	Input line (pointer)
.INSTAT	\$0001	Input serial port
.MULU32	\$0069	Multiply two 32-bit
.OUTCHR	\$0020	Output character
.OUTLN	\$0022	Output line (pointer)
.OUTSTR	\$0021	Output string (pointer)
.PCRLF	\$0026	Output carriage return
.READLN	\$0004	Input line (pointer)
.READSTR	\$0003	Input string (pointer)
.RETURN	\$0063	Return to CPU
.SNDBRK	\$0029	Send break
.STRCMP	\$0068	Compare two strings
.TM_INI	\$0040	Timer initialization
.TM_RD	\$0042	Read timer
.TM_STR0	\$0041	Start timer at 0
.WRITD	\$0028	Output string (double)
.WRITDLN	\$0025	Output line with
.WRITE	\$0023	Output string (single)
.WRITELN	\$0024	Output line (pointer)

**.BINDEC**      Calculate BCD Equivalent

**5.2.1    Calculate BCD Equivalent Specified E**

```
SYSCALL     .BINDEC
TRAP CODE:  $0064
```

This function takes a 32-bit unsigned binary (Binary Coded Decimal Number).

Entry Conditions:

SP ==>      Argument: Hex nu  
                 Space for result

Exit Conditions:

SP ==>      Decimal number

**EXAMPLE**

```
SUBQ.L      #8,A7            Allocate
MOVE.L      D0,-(A7)        Load hex
SYSCALL     .BINDEC        Call .BIN
MOVEM.L     (A7)+,D1/D2     Load resi
```

**.CHANGEV**      Parse Value, As

**5.2.2    Parse Value, Assign to Variable**

```
SYSCALL     .CHANGEV
TRAP CODE:  $0067
```

Parse a value in the user specified buffer. If prompted for a new value, otherwise update the The new value is displayed and assigned to the v

Entry Conditions:

SP ==>      Address of 32-bit o  
                 Address of user's b  
                 Address of 32-bit i  
                 Address of string to

Exit Conditions:

SP ==>      Top of stack

**EXAMPLE**

```
PROMPT      DC.B            $14,'COUNT = |1
GETCOUNT   PEA            PROMPT(PC)
             PEA            COUNT
             PEA            BUFFER
             PEA            POINT
             SYSCALL        .CHANGEV
             RTS
```

**.ERASLN**

Erase

**.CHKBRK**

Check for

**5.2.6 Erase Line**

SYSCALL .ERASLN  
TRAP CODE: \$0027

Use .ERASLN to erase the line at the present cur

Entry Conditions:

No arguments required.

Exit Conditions:

The cursor is positioned at the beg

**EXAMPLE**

SYSCALL .ERASLN

**5.2.3 Check for Break**

SYSCALL .CHKBRK  
TRAP CODE: \$0005

Returns zero (0) status in condition code register if break detected. Returns non-zero status in condition code register if no break detected.

Entry Conditions:

No arguments or stack allocation

Exit Conditions:

Z flag set in CCR if break detected

**EXAMPLE**

SYSCALL .CHKBRK  
BEQ BREAK

**.DELAY**

Timer Dela

**.DIVU32**

Unsigned 32 x

**5.2.4 Timer Delay Function**

SYSCALL .DELAY  
TRAP CODE: \$0043

The .DELAY function generates timing delays by using the MCU periodic interrupt timer for operation (number of interrupt pulses generated). .DELAY specifies the delay is completed. Initialize (.TM\_INIT) the .TM\_RD function.

Entry Conditions:

SP ==> Delay time (number of interrupt pulses)

Exit Conditions Different From Entry:

SP ==> The timer keeps running until the delay is removed from the stack

**EXAMPLE**

```
SYSCALL .TM_INIT      Initialize
SYSCALL .TM_STR0      Start timer
PEA.L    &1500         Load a 1500
SYSCALL .DELAY
*
*
*
PEA.L    &50000        Load a 50000
SYSCALL .DELAY
```

**5.2.5 Unsigned 32 x 32 Bit Divide**

SYSCALL .DIVU32  
TRAP CODE: \$006A

Divide two 32-bit unsigned integers and return the quotient as a 32-bit unsigned integer. The case of division by zero is handled by returning \$FFFFFFFF.

Entry Conditions:

SP ==> 32-bit divisor (value in D0)  
32-bit dividend (value in D1)  
32-bit space for result (D2-D3)

Exit Conditions:

SP ==> 32-bit quotient (value in D2)

**EXAMPLE**

Divide D0 by D1, load result into D2.

```
SUBQ.L    #4,A7        Allocate 4 words
MOVE.L    D0,-(A7)      Push dividend
MOVE.L    D1,-(A7)      Push divisor
SYSCALL   .DIVU32       Divide D0 by D1
MOVE.L    (A7)+,D2      Get quotient
```

**.MULU32**

Unsigned 32 x

**.INCHR**

Input Chara

**5.2.10 Unsigned 32 x 32 Bit Multiply**

SYSCALL .MULU32  
TRAP CODE: \$0069

Multiply two 32-bit unsigned integers and retur integer. No overflow checking is performed.

Entry Conditions:

SP ==> 32-bit multiplier  
32-bit multiplicand  
32-bit space for res

Exit Conditions:

SP ==> 32-bit product (res

**EXAMPLE**

Multiply D0 by D1, load result into D2.

SUBQ.L	#4,A7	Allocate
MOVE.L	D0,-(A7)	Push mul
MOVE.L	D1,-(A7)	Push mul
SYSCALL	.MULU32	Multiply
MOVE.L	(A7)+,D2	Get prod

**5.2.7 Input Character Routine**

SYSCALL .INCHR  
TRAP CODE: \$0000

Reads a character from the default input port. Th

Entry Conditions:

SP ==> Space for character  
Word fill <byte>

Exit Conditions:

SP ==> Character <byte>  
Word fill <byte>

**EXAMPLE**

SUBQ.L	#2,A7	Allo
SYSCALL	.INCHR	Call
MOVE.B	(A7)+,D0	Loa

**.INLN** Input Line

**5.2.8 Input Line Routine**

```
SYSCALL    .INLN
TRAP CODE: $0002
```

Reads a line from the default input port. The min

Entry Conditions:

SP ==> Address of string b

Exit Conditions:

SP ==> Address of last cha

**EXAMPLE**

If A0 contains the string destination address:

```
SUBQ.L    #4,A7      Allocate
PEA       (A0)        Push poi
TRAP      #15         (May als
DC.W      2           macro ('
MOVE.L    (A7)+,A1    Retrieve
```

**NO**

A line is a string of characters (<CR>). The maximum allowe terminating <CR> is not includ Input/Output Control character pr 1.

**.INSTAT** Input Serial

**5.2.9 Input Serial Port Status**

```
SYSCALL    .INSTAT
TRAP CODE: $0001
```

Checks the default input port buffer for charact result of the operation.

Entry Conditions:

No arguments or stack allocation

Exit Conditions:

Z (zero) = 1 if the receiver buffer

**EXAMPLE**

```
LOOP      SYSCALL    .INSTA
          BEQ.S       EMPTY
          SUBQ.L      #2,A7
          SYSCALL     .INCHR
          MOVE.B      (A7)+,
          BRA.S       LOOP
EMPTY
```



**.READLN** Read Line to Fixed-Length Buffer

**5.2.14 Read Line to Fixed-Length Buffer**

SYSCALL .READLN  
TRAP CODE: \$0004

Reads a string of characters from the default input port. A string consists of a count byte followed by characters. The count byte indicates the number of characters read from the input string, excluding carriage return <CR> and less than 254 characters.

Entry Conditions:  
SP ==> Address of input buffer  
Exit Conditions:  
SP ==> Top of stack  
The first byte in the buffer is the count

**EXAMPLE**

If A0 points to a 256 byte buffer;

PEA (A0) ; Long buffer  
SYSCALL .READLN ; And read

**NO**

The caller must allocate 256 bytes for the buffer. The routine reads 254 characters. <CR> and <LF> are not counted. The routine returns the following echo of the input. See character processing as described in the manual.

**.OUTCHR** Output Character

**5.2.11 Output Character Routine**

SYSCALL .OUTCHR  
TRAP CODE: \$0020

Outputs a character to the default output port.

Entry Conditions:  
SP ==> Character <byte>  
Word fill <byte> (0)  
Exit Conditions:  
SP ==> Top of stack  
Character is sent to the default output port

**EXAMPLE**

MOVE.B D0, -(A7) ; Send character  
SYSCALL .OUTCHR ; To default output port

**.OUTLN**                      Output String I  
**.OUTSTR**

**5.2.12 Output String Using Pointers**

SYSCALL     .OUTLN  
TRAP CODE: \$0022  
  
SYSCALL     .OUTSTR  
TRAP CODE: \$0021

.OUTSTR outputs a string of characters to the console. The string consists of characters followed by a <CR><LF> sequence.

Entry Conditions:  
  
SP ==>            Address of first character  
                    +4    Address of last character  
  
Exit Conditions:  
  
SP ==>            Top of stack

**EXAMPLE**

If A0 = start of string and A1 = end of string+1

MOVEM.L        A0/A1, -(A7)        Load pointers  
SYSCALL        .OUTSTR

**.PCRLF**                      Print Carriage Return and Line Feed

**5.2.13 Print Carriage Return and Line Feed**

SYSCALL     .PCRLF  
TRAP CODE: \$0026

.PCRLF sends a carriage return and a line feed to the console.

Entry Conditions:  
  
No arguments or stack allocation

Exit Conditions:  
  
None

**EXAMPLE**

SYSCALL     .PCRLF                      Output

**.STRCMP** Compare T

5.2.18 Compare Two Strings

SYSCALL .STRCMP  
TRAP CODE: \$0068

An equality comparison is made and a boolean f  
identical the flag is \$00, otherwise it is \$FF.

Entry Conditions:  
SP ==> Address of string#  
Address of string#.  
Three bytes (unuse  
Byte to receive stri  
Exit Conditions:  
SP ==> Three bytes (unuse  
Byte that received

**EXAMPLE**

If A1 and A2 contain the addresses of the two str

SUBQ.L	#4,A7	Allocate
PEA	(A1)	Push add
PEA	(A2)	Push add
SYSCALL	.STRCMP	Compare
MOVE.L	(A7)+,D0	Pop bool
TST.B	D0	Check bc
BNE	ARE SAME	Branch if

**.READSTR** Read String Into Va

5.2.15 Read String Into Variable-Length Bu

SYSCALL .READSTR  
TRAP CODE: \$0003

Reads a string of characters from the default inp  
defines the maximum number of characters tha  
should be no less than the first byte + 2. The ma  
is 254 characters, making the maximum buffe  
number of characters in the buffer. Enter a ca  
terminate the input. The characters echo to the de

Entry Conditions:  
SP ==> Address of input b  
Exit Conditions:  
SP ==> Top of stack  
The count byte cor

**EXAMPLE**

If A0 contains the string buffer address;

PEA	(A0)	Push buff
TRAP	#15	(May also
DC.W	3	macro ('

**NO**  
This routine allows the caller to  
input length (254 characters). I  
entered, then the buffer input  
Input/Output Control character pr  
1.

## **.RETURN**

Return to C

## **.SNDBRK**

Send

### **5.2.16 Return to CPU32Bug**

SYSCALL .RETURN  
TRAP CODE: \$0063

**.RETURN** restores control to CPU32Bug from the target code inserted in target code are removed. Then the routine returns to CPU32Bug.

Entry Conditions:

No arguments required.

Exit Conditions:

Control is returned to CPU32Bug

### **EXAMPLE**

SYSCALL .RETURN Return to

### **5.2.17 Send Break**

SYSCALL .SNDBRK  
TRAP CODE: \$0029

Use **.SNDBRK** to send a break to the default output port.

Entry Conditions:

No arguments or stack allocation

Exit Conditions:

The default port is sent "break".

### **EXAMPLE**

SYSCALL .SNDBRK

**.TM\_STR0**

Start Tim

**.TM\_INI**

Timer Init

```

MOVE.L    #$00000002, -(A7)    R
SYSCALL   .TM_STR0             v
                                     u

MOVE.L    #$054400A0, -(A7)    R
SYSCALL   .TM_STR0             (
                                     v
    
```

**5.2.19 Timer Initialization**

```

SYSCALL   .TM_INI
TRAP CODE: $0040
    
```

Use .TM\_INI to initialize the MCU periodic interrupt timer. .TM\_INI initializes it. .TM\_INI does not restart the timer; it is restarted accomplished by counting the number of interrupts. The interrupt frequency is 125 milliseconds. Use this routine to initialize the timer.

Entry Conditions:

No arguments required.

Exit Conditions Different From Entry:

Periodic interrupt timer is stopped. No further interrupt operation.

**EXAMPLE**

```

SYSCALL   .TM_INI           Initialize
    
```

**.TM\_RD**

Read

**.TM\_STR0**

Start Timer

**5.2.20 Read Timer**

SYSCALL .TM\_RD  
TRAP CODE: \$0042

Use this routine to read the timer value (the generated). Initialize (.TM\_INI) and start (.TM function).

Entry Conditions:

SP ==> Space for result <1

Exit Conditions Different From Entry:.

SP ==> Time (number of i  
running after the re

**EXAMPLE**

SUBQ.L	#4,A7	Allocate
SYSCALL	.TM_RD	Read tim
MOVE.L	(A7)+,D0	Load into

**5.2.21 Start Timer at T=0**

SYSCALL .TM\_STR0  
TRAP CODE: \$0041

Use this routine to reset the timer to 0 and start the periodic interrupt timer (periodic interrupt timing register (PITR)), or use the default values. The timer period is 1 millisecond and use level 6, vector 66. See Appendix 1, Manual, MC68332UM/AD, concerning the Periodic Interrupt Timer.

Entry Conditions:

SP ==> Timer control value  
Timer period value

Exit Conditions Different From Entry:

Parameters are removed from the stack. The timer counter is cleared. If the user's interrupt mask register (SR), disables the timer interrupts, the timer interrupts.

If the value of PICR is not equal to 0, the timer vector number is restored to the default value.

**EXAMPLES**

SYSCALL .TM\_STR0

MOVE.L #0,-(A7)  
SYSCALL .TM\_STR0

Reset the

**.WRITE  
.WRITELN**

Output String Usin

..... prints this message:  
MOTOROLA QUALITY!

Using .WRITELN instead of .WRITE outputs thi

MOTOROLA  
QUALITY!

**NO**

The string must be formatted s  
pointed to by the passed address  
string (pointer/count format – see

**.WRITD  
.WRITDLN**

Output Strin

**5.2.22 Output String with Data**

SYSCALL .WRITD – Output  
TRAP CODE: \$0028

SYSCALL .WRITDLN – Output  
TRAP CODE: \$0025

These trap functions use the monitor I/O ro  
embedded variable fields. .WRITD outputs a s  
outputs a string of characters with data follow  
passes the starting address of the string and the  
inserted into the string. The output goes to the de

Entry Conditions:

Eight bytes of parameter positioned in the

SP ==> Address of string <  
Data list pointer <1

A separate data stack or data list arranged

Data list pointer => Data for 1st variab  
Data for next varia  
Data for next varia

Exit Conditions:

SP ==> Top of stack (paran

**.WRITD  
.WRITDLN**

Output String

**.WRITE  
.WRITELN**

Output String Using

**EXAMPLE**

The following section of code .....

```
ERRMESSG      DC.B          $15, 'E
                MOVE.L       #3, -(A
                PEA          (A5)
                PEA          ERRMES
                SYSCALL      .WRITD
                TST.L        (A5)+
```

..... prints this message:

```
ERROR CODE = 3
```

**NO**

The string must be formatted si  
pointed to by the passed address  
string, including the data field s  
see 5.1.2).

Format data fields within  
"|<radix>,<fieldwidth>[Z]|" where  
base (in hexadecimal, i.e., "A" is |  
<fieldwidth> is the number of dat  
right-justified and left-most ch  
Include "Z" to suppress leading ze

All data is placed in the stack as |  
is encountered in the user string,  
data stack.

The data stack is not destroyed by  
(see example above) to de-alloca  
necessary for the space in the dat  
be done using the call routine, as :

**5.2.23 Output String Using Character Count**

```
SYSCALL      .WRITE      – Outpu
TRAP CODE:   $0023
```

```
SYSCALL      .WRITELN    – Outpu
TRAP CODE:   $0024
```

.WRITE and .WRITELN format character string  
default output port. After formatting, the count b  
the starting address of the string. .WRITELN app

Entry Conditions:

Four bytes of parameters are posit

SP ==> Address of string.<

Exit Conditions:

SP ==> Top of stack (paran

**EXAMPLE**

```
MESSAGE1      DC.B          9 ,
MESSAGE2      DC.B          8 ,

                PEA          MESSAG
                SYSCALL      .WRITE
                PEA          MESSAG
                SYSCALL      .WRITE
```



### 6.2.13 Zero Pass Count (ZP)

Executing this command resets the pass counter entering a command that executes the loop-cont line as **LC** results in the pass counter being reset

## 6.3 UTILITIES

The monitor is supplemented by several utilities itself and the diagnostics.

### 6.3.1 Write Loop

**WL.<SIZE> [<ADDR> [<DEL><DATA**

The **WL** command executes a streamlined write. This command is intended as a debugging aid only. The loop is very short in execution so measuring data tracking failures. Pressing the BREAK key does ABORT switch or RESET switch does.

Command size must be specified as B for byte, W

The command requires two parameters: target address and data are both hexadecimal values and must not be greater than \$10000, enter **WL.B 10000 00**. The system prompt is omitted.

### EXAMPLES

**CPU32Bug>SD<CR>**

**CPU32Diag>WR.W<CR>**

**CPU32Diag>WR.B 40FC E6<CR>**

**CPU32Diag>WR.W 800C 43F6<CR>**

**CPU32Diag>WR.L 54F0 F8432191<CR>**

## 6.1 INTRODUCTION

This diagnostic guide contains operation information for the CPU32Bug Package, hereafter referred to as CPU32Diag. For the user. Paragraphs 6.4 through 6.6 are guides to use

## 6.2 DIAGNOSTIC MONITOR

The tests described herein are called via a command-line. This monitor is command-line driven and provides error reporting, interrupt handling, and a multi-le

### 6.2.1 Monitor Start-Up

At the **CPU32Bug>** prompt, enter SD to switch to the Diagnostic Directories (SD) command is described elsewhere in the **CPU32Diag>**.

### 6.2.2 Command Entry and Directories

Enter commands at the **CPU32Diag>** prompt. The carriage return **<CR>**. Multiple commands may be entered and another command is to follow it, separated by a space. For instance, to execute the MT B command after the MT A ! MT B. Spaces are not required but are suggested. Commands may be combined on one line.

Commands are listed in the diagnostic directory. Commands are listed in the directory for that particular command.

# CPU A

To execute a particular test, for example CPU, This command causes the monitor to find the C command from that subdirectory.

EXAMPLES

Single-Level Commands	HE
	DE
Two-Level Commands	CPU

6.2.3 Help (HE)

On-line documentation is provided in the form name)). This command displays a menu of the to a menu of each subdirectory if the name of that s a menu of all the memory tests, enter HE MT. pauses until the operator presses the carriage retu

6.2.4 Self Test (ST)

The monitor provides an automated test mecha causes the monitor to run only the tests included all the tests included in an internal self-test direc parameters runs the entire directory, which conta

Each test for each particular command is listed in

6.2.5 Switch Directories (SD)

To exit the diagnostic directory (and disable the diagnostic commands and initializes the CPU directory, the prompt is CPU32Bug>. To ret command. When in the diagnostic directory, the user to access CPU32Bug without the diagnostic

6.2.6 Loop-On-Error Mode (LE)

Use the Loop-on-error mode (LE) to endlessly detected. This is useful when using a logic anal the test name to loop on errors encountered durin

6.2.7 Stop-On-Error Mode (SE)

Use the stop-on-error mode (SE) to halt a test a then the test mnemonic to stop on errors encount

6.2.8 Loop-Continue Mode (LC)

Use loop-continue mode (LC) to endlessly repea testing of everything on the command line. To t diagnostic video display terminal. Certain tests d ABORT or RESET switches of the M68300PFB

EXAMPLE

CPU32Diag>LC ST<CR> Repeats se system.

6.2.9 Non-Verbose Mode (NV)

The diagnostics display a substantial number of verbose mode (NV) suppresses all messages ex NV, the test name, and <CR>. NV ST MT caus only the names of the sub-tests and the results (p

6.2.10 Display Error Counters (DE)

Each test in the diagnostic monitor has a dedica particular test, its error counter is incremented. the test results could be determined by examin and a <CR> displays the results of a particular te

6.2.11 Clear (Zero) Error Counters (ZE)

The error counters, at start-up, initialize to a val to zero after errors have accumulated. The ZE error counters can be individually reset by e command. Example: ZE CPU A clears the error

6.2.12 Display Pass Count (DP)

A count of the number of passes in loop-contin displayed with other information at the conclu without using LC, enter DP.

## CPU B

Instructi

## 6.4.2 Instruction Test

CPU32Diag&gt;CPU B

**CPU B** tests various data movement, integer manipulation instructions of the MCU device.

**EXAMPLE**

After the command has been issued, the f

```
B      CPU Instruction Test .....
```

If any part of the test fails, then the displa

```
B      CPU Instruction Test.....
(error message)
```

Here, (error message) is one of the follow

```
Failed AND/OR/NOT/EOR instruct
Failed DBF instruction check
Failed ADD or SUB instruction
Failed MULU or DIVU instructio
Failed BSET or BCLR instructio
Failed LSR instruction check
Failed LSL instruction check
```

If all parts of the test are completed corre

```
B      CPU Instruction Test.....
```

## 6.3.2 Read Loop

RL.<SIZE> [<ADDR> [<DEL><DATA>

The **RL** command executes a streamlined read loop from a target location. This command is intended as a debugging tool. The read loop is very short in execution so must be utilized in tracking failures. Pressing the BREAK switch, pressing the ABORT switch or RESET switch do

Command size must be specified as B for byte, W for word.

The command requires one parameter: target address. To read from address \$10000, enter **RL.B 10000**. The **DATA** parameter is omitted.

**EXAMPLES**

```
CPU32Diag>RL.B<CR>
```

Pro

```
CPU32Diag>RL.W A000<CR>
```

Rea

## 6.3.3 Write/Read Loop

WR.<SIZE> [<ADDR> [<DEL><DATA>

The **WR** command executes a streamlined write/read loop to a target location. This command is intended as a debugging tool. The write/read loop is very short in execution so must be utilized in tracking failures. Pressing the BREAK switch, pressing the ABORT switch or RESET switch do

Command size must be specified as B for byte, W for word.

The command requires two parameters: target address and data. Both data are both hexadecimal values and must not be greater than \$10000 and read back, enter **WR.B 10000 00**. The **DATA** parameters are omitted.

**EXAMPLE**

```
CPU32Diag>WR.W 8000 FFFFFFFF<CR>
```

Wri  
reac

CPU

CPU Tests F

CPU A

Register

6.4 CPU TESTS FOR THE MCU

CPU tests are a series of diagnostics used to te below (Table 6-1).

Table 6-1. MCU CI

Monitor Command
CPU A
CPU B
CPU C
CPU D

The normal procedure for correcting a CPU error

6.4.1 Register Test

CPU32Diag>CPU A

CPU A executes a thorough test of all the regis bits stuck high or low.

EXAMPLE

After the command has been issued, the f

A CPU Register test.....

If any part of the test fails, then the displa

A CPU Register test.....  
(error message)

Here, (error message) is one of the follow

- Failed D0-D7 register check
- Failed SR register check
- Failed USP/VBR/CAAR register c
- Failed CACR register check
- Failed A0-A4 register check
- Failed A5-A7 register check

If all parts of the test are completed corre

A CPU Register test.....

The following describes the memory error display reporting code is designed to conform to two rules:

1. The first time an error occurs, heading values.
2. Upon 20 memory errors, the printing test.

The memory error display format is:

```
FC      TEST ADDR      109876543210987654321
5       00010000      -----
5       00010004      -----X-
```

Each line displayed consists of five items: five expected data, and read data. The test address, hexadecimal. The graphic bit report shows a letter at each good bit position.

The heading used for the graphic bit report is intended. Each numeral in the heading is the one's digit of the bit at test address \$10004 has the numeral 2 over the bit position is read 12 in decimal (base 10).

## CPU C

Address M

### 6.4.3 Address Mode Test

CPU32Diag>CPU C

**CPU C** tests the various addressing modes of the CPU. The test includes absolute, address indirect, address indirect with post-increment, and address indirect with pre-decrement.

#### EXAMPLE

After the command has been issued, the following is displayed:

```
C      CPU Address Mode test.....
```

If any part of the test fails, then the display will show an error message.

```
C      CPU Address Mode test.....
(error message)
```

(error message) is one of the following:

```
Failed Absolute Addressing check
Failed Indirect Addressing check
Failed Post increment check
Failed Pre decrement check
Failed Indirect Addressing with post-increment
Unexpected Bus Error at $XXXXXX
```

If all parts of the test are completed correctly, the display will show:

```
C      CPU Address Mode test.....
```

**CPU D**

Exception Proc

**MT**

Memor

**6.4.4 Exception Processing Test**CPU32Diag>**CPU D**

**CPU D** tests many of the exception processing vectors or any of the floating point co-processor

**EXAMPLE**

After the command has been issued, the f

D CPU Exception Processing Te

If any part of the test fails, then the displa

D CPU Exception Processing Te  
Test Failed Vector # XXX

# XXX is the hexadecimal exception vec  
Manual.

However, if the failure involves taking a  
display is:

D CPU Exception Processing Te  
Unexpected exception taken to Vec

If all parts of the test are completed corre

D CPU Exception Processing Te

**6.5 MEMORY TESTS (MT)**

The memory tests are a series of diagnostics w that may or may not reside on the M68300EVS RAM. To test off-board RAM, change Start a described in the following paragraphs. Memory t

If one or more memory tests are atten memory, a bus error message appears, gi

**Table 6-2. Memor**

MONITOR COMMAND
MT A
MT B
MT C
MT D
MT E
MT F
MT G
MT H
MT I
MT J

The following hardware is required to perform th

- M68300EVK - Module being tested
- Video display terminal or host compu

## MT D

Set Bus D

### 6.5.4 Set Bus Data Width

CPU32Diag>**MT D** [new value: 0 for 16,

**MT D** selects either 16-bit or 32-bit bus data ac tests. The width is selected by entering zero for 1

#### EXAMPLE

If the user supplied the optional new valu

```
CPU32Diag>MT D [new value]<CR>
Bus Width (32=1/16=0) =<new value
CPU32Diag>
```

If a new value was not specified by the u is allowed to enter a new value.

**NO**

The default value is Bus

```
CPU32Diag>MT D<CR>
Bus Width (32=1/16=0) =<current v
Bus Width (32=1/16=0) =<new value
CPU32Diag>
```

This command may be used to display th carriage return <CR> without entering th

```
CPU32Diag>MT D<CR>
Bus Width (32=1/16=0) =<current v
Bus Width (32=1/16=0) =<current v
CPU32Diag>
```

## MT A

Set Funct

### 6.5.1 Set Function Code

CPU32Diag>**MT A** [new value]

**MT A** allows the user to select the function code this are Program Test and **TAS** Test.

#### EXAMPLE

If the user supplied the optional new valu

```
CPU32Diag>MT A [new value]<CR>
Function Code=<new value>
CPU32Diag>
```

If a new value was not specified by the user is allowed to enter a new value.

**NO**

The default is Function Code=

```
CPU32Diag>MT A<CR>
Function Code=<current value> ?[n
Function Code=<new value>
CPU32Diag>
```

This command may be used to display th carriage return <CR> without entering th

```
CPU32Diag>MT A<CR>
Function Code=<current value> ?<C
Function Code=<current value>
CPU32Diag>
```

## Set Stop



**MT H**

Random |

**6.5.8 Random Byte Test**CPU32Diag>**MT H**

**MT H** performs a random byte test from Start Address. The test has been implemented in this manner:

1. A register is loaded with the value \$E0000000.
2. For each memory location:
  - Copy the contents of the register to the memory location.
  - Add \$02468ACE to the contents of the memory location.
  - Proceed to next memory location.
3. Reload \$E0000000 into the register.
4. For each memory location:
  - Compare the contents of the register to the contents of the memory location. If the contents are good, one byte at a time.
  - Add \$02468ACE to the contents of the memory location.
  - Proceed to next memory location.

**EXAMPLE**

After the command is entered, the display appears:

```
H      MT Random Byte Test.....
```

If an error occurs, then the memory location is displayed:

```
H      MT Random Byte Test.....
(error-related information)
```

If no errors occur, then the display appears:

```
H      MT Random Byte Test.....
```

**MT E**

March Address |

**6.5.5 March Address Test**CPU32Diag>**MT E**

**MT E** performs a march address test from Start Address. The test has been implemented in this manner:

1. All memory locations from Start Address to Stop Address are cleared to 0.
2. Beginning at Stop Address and proceeding to Start Address, each memory location is checked for bits that did not clear to 0 (all the bits are set). This process reveals address locations that did not clear to 0.
3. Beginning at Start Address and proceeding to Stop Address, each memory location is checked for bits that did not clear to 0. This process reveals address locations that did not clear to 0.

**EXAMPLE**

After the command is entered, the display appears:

```
E      MT March Addr. Test.....
```

If an error is encountered, then the memory location is displayed:

```
E      MT March Addr. Test.....
(error-related information)
```

If no errors are encountered, then the display appears:

```
E      MT March Addr. Test.....
```

**MT F**

Walk a

**6.5.6 Walk a Bit Test**CPU32Diag>**MT F**

**MT F** performs a walking bit test from start address. The memory location is implemented in the following manner:

- Write out a 32-bit value with only the
- Read it back and verify that the value
- Shift the 32-bit value to move the bit
- Repeat the procedure (write, read, and

**EXAMPLE**

After the command is entered, the display

```
F      MT Walk a bit Test .....
```

If an error is encountered, then the message is displayed.

```
F      MT Walk a bit Test .....
```

(error-related information)

If no errors are encountered, then the display

```
F      MT Walk a bit Test .....
```

**MT G**

Refresh

**6.5.7 Refresh Test**CPU32Diag>**MT G**

**MT G** performs a refresh test from Start Address. The memory location is implemented in this manner:

1. For each memory location:
  - Write out value \$FC84B73
  - Verify that the location contains
  - Proceed to next memory location
2. Delay for 500 milliseconds (1/2 second)
3. For each memory location:
  - Verify that the location contains
  - Write out the complement of
  - Verify that the location contains
  - Proceed to next memory location
4. Delay for 500 milliseconds.
5. For each memory location:
  - Verify that the location contains
  - Write out value \$FC84B73
  - Verify that the location contains
  - Proceed to next memory location

**EXAMPLE**

After the command is entered the display

```
G      MT Refresh Test.....
```

If an error is encountered, then the message is displayed.

```
G      MT Refresh Test.....
```

(error-related information)

If no errors are encountered, then the display

```
G      MT Refresh Test.....
```

MT I

Program

6.5.9 Program Test

CPU32Diag>MT I

MT I moves a program segment into RAM and e

1. The program is moved into the RAM. If there is not enough available RAM (i.e., from Start Address to Stop Address), segments of the program are moved to the next available segment copied into the RAM to Stop Address. Attempting to run this test without sufficient RAM results in one complete program segment to be copied into the RAM. Out: INSUFFICIENT MEMORY.
2. The last location, Stop Address, receives the program segment.
3. Finally, the test performs a JSR to load the program into RAM.
4. The program itself performs a wide range of memory tests. The results are checked and a count of the errors is displayed. If the test fails in fashion as any memory test failure (re

EXAMPLE

After the command is entered, the display appears as follows:

```
I      MT Program Test.....
```

If the operator has not allowed enough memory for the program to be copied into the target RAM, then the following message is displayed. make sure that the Stop Address is at least the Start Address.

```
I      MT Program Test.....
      Insufficient Memory
      PASSED
```

If the program (in RAM) detects any errors, the following information is displayed.

```
I      MT Program Test.....
(error-related information)
```

If no errors occur, then the display appears as follows:

```
I      MT Program Test.....
```

**MT J**

Test and

**6.5.10 Test and Set Test**CPU32Diag>**MT J**

**MT J** performs a Test and Set (TAS) test from a memory location is implemented as follows:

- Clear the memory location to 0.
- Test And Set the location (should set
- Verify that the location now contains
- Proceed to next location (next byte).

**EXAMPLE**

After the command is entered, the display

```
J      MT TAS Test.....
```

If an error occurs, then the memory location

```
J      MT TAS Test.....
(error-related information)
```

If no errors occur, then the display appears

```
J      MT TAS Test.....
```

**BERR**

Bus Error

**6.6 BUS ERROR TEST**CPU32Diag>**BERR**

**BERR** tests for local bus time-out and global bus error. The following:

- No bus error by reading from ROM
- Local bus time-out by reading from a
- Local bus time-out by writing to an u

**EXAMPLE**

After the command has been issued, the display

```
BERR  Bus Error Test.....
```

If a bus error occurs in the first part of the test, the following message appears:

```
BERR  Bus Error Test.....
Got Bus Error when reading from ROM
```

If no bus error occurs in one of the other parts of the test, an appropriate error message appears as one of the following:

```
No Bus Error when reading from ROM
No Bus Error when writing to RAM
```

If all three parts of the test are completed, the display

```
BERR  Bus Error Test.....
```

The next 16 character pairs of the first S1 record code/data. In this assembly language example, written in sequence in the code/data fields of the

<u>OPCODE</u>	<u>INSTRUC</u>
285F	MOVE .L
245F	MOVE .L
2212	MOVE .L
226A0004	MOVE .L
24290008	MOVE .L
237C	MOVE .L

(The balance of this code is continued in the next records and stored in memory.)

2A The checksum of the first S1 record

The second and third S1 records also each contain checksums 13 and 52 respectively. The fourth S1 record contains a checksum of 92.

The S9 record is explained as follows:

S9	S-record type S9, indicating that it is a ten character record.
03	Hexadecimal 03, indicating that three characters follow.
00 00	The address field, zeros.
FC	The checksum of the S9 record.

Each printable character in an S-record is encoded as a two-character hexadecimal representation of the binary bits which are actually sent as:

TYPE		LENGTH				ADDRESS							
S	1	1	3			0	0	0					
5	3	3	1	3	1	3	3	3	0	3	0	3	0
0101	0011	0011	0001	0011	0001	0011	0011	0011	0000	0011	0000	0011	0000

## APPENDIX

### S-RECORD INFORMATION

#### A.1 INTRODUCTION

The S-record format for output modules was developed to provide a printable format for transportation of data files in a printable format for transportation. The S-record process can thus be visually monitored and the S-record

#### A.2 S-RECORD CONTENT

When viewed by the user, S-records are essentially a list of characters that identify the record type, record length, memory address, and binary data is encoded as a 2-character hexadecimal value. The high-order 4 bits, and the second the low-order 4 bits.

The five fields which comprise an S-record are shown in the following table:

TYPE	RECORD LENGTH	ADDRESS
------	---------------	---------

Where the fields are composed as follows:

Field	Printable Characters	Description
type	2	S-records type -- S0 through S9
record length	2	The count of the characters in the record, including the type, length, address, and checksum.
address	4, 6, or 8	The 2-, 3-, or 4-byte memory address.
code/data	0-n	From 0 to n bytes of code or data. Descriptive information for programs may limit the number of characters in the S-record.
checksum	2	The least significant values represented by the type, length, address, and code/data.

Each record may be terminated with a CR/LF/initial field to accommodate other data such as systems. An S-record file is a normal ASCII text

Accuracy of transmission is ensured by the record

### A.3 S-RECORD TYPES

Eight types of S-records have been defined to a transportation and decoding functions. The various transportation control programs, as well as cross debugging programs, utilize only those S-record specific information on which S-records are supported for the program must be consulted. CPU32Bug s

An S-record format module may contain S-record

S0	The header record for each block of S-record information identifying the following block of
S1	A record containing code/data and the 2-byte
S2	A record containing code/data and the 3-byte
S3	A record containing code/data and the 4-byte
S5	A record containing the number of S1, S2, and count appears in the address field. There is
S7	A termination record for a block of S3 record byte address of the instruction to which con
S8	A termination record for a block of S2 record byte address of the instruction to which con
S9	A termination record for a block of S1 record byte address of the instruction to which con specification encountered in the object mod

Only one termination record is used for each block used only when control is to be passed to a 3 or 4 is used, although it is possible for multiple header

### A.4 S-RECORDS CREATION

S-record format files may be produced by disassemblers or cross linkers. Several programs a format from a host system to a microprocessor-b

#### EXAMPLE

Shown below is a typical S-record format module

```
S00600004844521B
S1130000285F245F2212226A000424290
S11300100002000800082629001853812
S113002041E900084E422343001823420
S113003000144ED492
S9030000FC
```

The module consists of one S0 record, four S1 re

The S0 record is comprised of the following character

S0	S-record type S0, indicating that it is a header
06	Hexadecimal 06 (decimal 6), indicating the
00 00	Four-character, 2-byte, address field; zero
48 44 52	ASCII H, D and R - "HDR".
1B	The checksum.

The first S1 record is explained as follows:

S1	S-record type S1, indicating that it is a code address.
13	Hexadecimal 13 (decimal 19), indicating of binary data, follow.
00 00	Four-character, 2-byte, address field; hexadecimal follows is to be loaded.

## C.2 CPU32BUG CUSTOMIZATION

The general procedure for customizing CPU32B

1. Copy the parameter area from the following command:

```
CPU32Bug>BM E0000 E01
```

2. Modify the parameters in RAM using the **CHECKSUM** value would begin. Thus the word at \$400E must be changed. The customized CPU32Bug can be calculated the **CHECKSUM** value.

```
CPU32Bug>MS 400E FFFF
```

Change the **SIGNON** message to indicate the spaces after "Version 1.01" to a customized version number starting with your company or school/lab. Use the **MS** command

3. Create an S-record file of the changes. Press the key on the host computer terminal (usually **ALT-F1**) to enter the file name **C32B1.S**. Enter the file name **C32B1.S** by pressing **<CR>**. The file is created with the proper starting address of \$10000.

```
CPU32Bug>DU 4000 41FF
```

```
CPU32Bug><ALT-F1><CR>
```

4. Create an S-record file of the rest of the program. Press the **ALT-F1** key on the host computer terminal to open a log file. Enter the file name **DU** command by pressing **<CR>**.

```
CPU32Bug>DU E0200 FFF
```

```
CPU32Bug><ALT-F1><CR>
```

5. If desired, the two S-record files can be edited to add "Effective address" lines at the beginning of the end, but it is not required. If the file is edited, edit the first file to remove the S8 ter

## APPENDIX

### SELF-TEST ERROR MESSAGES

## B.1 INTRODUCTION

On power-up or reset, CPU32Bug executes a system integrity test before issuing the sign-on message (SIGNON). If an error is detected, testing is aborted and an error message is displayed on the monitor prompt. Error messages are summarized in Table B-1. The error message "000EXXXXXX" because the actual error address is not known. Additional error values, such as address, are not displayed.

Table B-1. Self-Test Error Messages

Test Type and Error Message
<b>CPU Register Test:</b>
ERROR \$01 @ \$000EXXXX, CONFIDENCE
ERROR \$02 @ \$000EXXXX, CONFIDENCE
ERROR \$03 @ \$000EXXXX, CONFIDENCE
ERROR \$04 @ \$000EXXXX, CONFIDENCE
ERROR \$05 @ \$000EXXXX, CONFIDENCE
ERROR \$06 @ \$000EXXXX, CONFIDENCE
ERROR \$07 @ \$000EXXXX, CONFIDENCE
<b>CPU Instruction Test:</b>
ERROR \$10 @ \$000EXXXX, CONFIDENCE
ERROR \$11 @ \$000EXXXX, CONFIDENCE
ERROR \$12 @ \$000EXXXX, CONFIDENCE
ERROR \$13 @ \$000EXXXX, CONFIDENCE
ERROR \$14 @ \$000EXXXX, CONFIDENCE
ERROR \$15 @ \$000EXXXX, CONFIDENCE
ERROR \$16 @ \$000EXXXX, CONFIDENCE

Table B-1. Self-Test Error

Test Type and Error Message
ROM Test:
ERROR \$20 @ \$000EXXX, CONFIDENCE
ERROR \$21 @ \$000EXXX, CONFIDENCE
RAM Test:
ERROR \$30 @ \$000EXXX, CONFIDENCE
CPU Addressing Test:
ERROR \$40 @ \$000EXXX, CONFIDENCE
ERROR \$41 @ \$000EXXX, CONFIDENCE
ERROR \$42 @ \$000EXXX, CONFIDENCE
ERROR \$43 @ \$000EXXX, CONFIDENCE

APPENDIX

USER CUSTOMIZATION

C.1 INTRODUCTION

Within the CPU32Bug certain operating parameters can be customized for a particular situation. This appendix details the customization of CPU32Bug for use on a compatible host computer with the Motorola 68000. The user must be familiar with the ProComm terminal emulation program on the host computer and is familiar with the following; CPU32Bug, Parameter Table, and the Customization Table.

NOTES

In the back of this appendix is a list of questions that may be helpful to refer to the Questions and Answers section of CPU32Bug.

CAUTION

Failure to incorporate changes as described in this appendix may cause malfunctions in the CPU32Bug. It is the user's responsibility to customize CPU32Bug.

The user customization area (parameter area) is located at \$E01FF, see Table C-1. For brevity's sake, all addresses are given relative to the \$E0000 base address of CPU32Bug. The software initialization table, and chip select initialization table are located in the FREEWARE Bulletin Board Service (BBS) updates for CPU32Bug will also be available in the form of a file named filename C32xxx.ARC. For more information on the M68332EVS/L2 letter M68332EVS/L2.

Because there are two versions of the M68332B, one set for Rev. A and one set for Rev. B. Upon initialization, the CSBOOT chip select and CS0/CS1 (see Rev. A and Rev. B) determine if the hardware is Rev. A or Rev. B. The user must determine the values from the proper table. The only changes required are the BASE ADDRESS fields for their platform board.



Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
Common Chip Select Table: (Rev. B BCC)			
\$3C-3D	\$0E04	.CSBARBT	CSE
\$3E-3F	\$68B0	.CSORBT	.
New Chip Select Table: (F			
\$40-41	\$0003	.CSBAR0	CSC
\$42-43	\$503E	.CSOR0	.
\$44-45	\$0003	.CSBAR1	CS1
\$46-47	\$303E	.CSOR1	.
\$48-49	\$0003	.CSBAR2	CS2
\$4A-4B	\$683E	.CSOR2	.
\$4C-4D	\$0000	.CSBAR3	CS3
\$4E-4F	\$0000	.CSOR3	.
\$50-51	\$FFF8	.CSBAR4	CS4
\$52-53	\$680F	.CSOR4	.
\$54-55	\$FFE8	.CSBAR5	CS5
\$56-57	\$783F	.CSOR5	.
\$58-59	\$1004	.CSBAR6	CS6
\$5A-5B	\$38F0	.CSOR6	.
\$5C-5D	\$1004	.CSBAR7	CS7
\$5E-5F	\$58F0	.CSOR7	.
\$60-61	\$0103	.CSBAR8	CS8
\$62-63	\$6870	.CSOR8	.
\$64-65	\$0103	.CSBAR9	CS9
\$66-67	\$3030	.CSOR9	.
\$68-69	\$0103	.CSBAR10	CS10
\$6A-6B	\$5030	.CSOR10	.
\$6C-6D	\$020F	MCR_OR	Valu on/r
\$6E-6F	\$DFFF	MCR_AND	Valu stor 0, th Othe

6. Verify the customized S-record file below. The -DC000 offset is required. The base address of the S-records to the I

```
CPU32Bug>VE -DC000<CR>
```

Enter the terminal emulator's escape system (ALT-F4 for ProComm). The file to the port where the BCC is connected to the com1 port).

After the file has been sent, restart the on the host computer. Then enter verification is complete and the terminal status message.

```
<CR><CR>
Verify passes.
CPU32Bug>
```

7. Verify the main S-record file, **C32B23.MX**. No offset is required.

```
CPU32Bug>VE<CR>
```

Enter the terminal emulator's escape system (ALT-F4 for ProComm). The S-record file to the BCC (**type c32b23** com1 port).

After the file has been sent, restart the host computer. Then enter two <CR> complete and the terminal emulator p

```
<CR><CR>
Verify passes.
CPU32Bug>
```

8. Follow the PROGBCC utility reprogramming the BCC EPROM **C32B23.MX**.

9. Power up the newly programmed. Repeat steps 1 through 8 above, to changes noted below. The CODESIZE the checksum valid only over the CP second half can be freely changed. S display terminal and code executi checksum.

STEP 1: No change.

STEP 2: Change checksum to the below where "XXXX" is:

```
CPU32Bug>MS 400E XX
```

STEP 3: Change the filename to temporary file consisting, entering **DU 400E 400** creating the C32B1C.MX

STEP 4: Skip this step.

STEP 5: No change.

STEP 6: Change the filename to C

STEP 7: This step is optional.

STEP 8: Only the checksum value. Since the checksum EPROM (\$FFFF), program ERASE THE BCC EPROM

10. Power-up the BCC once again. The c

11. On the host computer, enter the following record files so they may be properly a

```
C>DEL TMP.MX<CR>
C>DEL C32B1.MX<CR>
C>RENAME C32B1C.MX C32B1.MX
C>COPY C32B*.MX A:<CR>
```

12. The customization procedure is now c

## C.3 CUSTOMIZATION TABLE

Table C-1. CPU32Bug

Offset	Default Value	Mnemonic	
\$00-03	\$00002FFC	PWR_SSP	Pow
\$04-07	\$000E0090	PWR_PC	Pow
\$08-0B	\$00020000	CODESIZE	Size
			M
			a
\$0C	\$20	SRECMAX	Max
			D
			L
\$0D	\$FF	CHECKALT	Che
			C
			c
\$0E-0F	\$3033	CHECKSUM	Che
			\$
			c
			s
			re
Old Chip Select Table (R			
\$10-11	\$0003	.CSBAR0	CS0
\$12-13	\$5830	.CSOR0	.
\$14-15	\$0003	.CSBAR1	CS1
\$16-17	\$3830	.CSOR1	.
\$18-19	\$0103	.CSBAR2	CS2
\$1A-1B	\$6870	.CSOR2	.
\$1C-1D	\$0103	.CSBAR3	CS3
\$1E-1F	\$3030	.CSOR3	.
\$20-21	\$1004	.CSBAR4	CS4
\$22-23	\$5870	.CSOR4	.
\$24-25	\$1004	.CSBAR5	CS5
\$26-27	\$3870	.CSOR5	.
\$28-29	\$FFE8	.CSBAR6	CS6
\$2A-2B	\$783F	.CSOR6	.
\$2C-2D	\$0000	.CSBAR7	CS7
\$2E-2F	\$0000	.CSOR7	.
\$30-31	\$FFF8	.CSBAR8	CS8
\$32-33	\$680F	.CSOR8	.
\$34-35	\$0000	.CSBAR9	CS9
\$36-37	\$0000	.CSOR9	.
\$38-39	\$0103	.CSBAR10	CS1
\$3A-3B	\$5030	.CSOR10	.

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
<b>Power On Branch V</b>			
\$90-95	\$60FF0000E056	PWR_TBL1	BR/ belo
\$96-9B	\$60FF0000DEE8	PWR_INI	BR/ E) Ri
\$9C-A1	\$60FF0000E070	PWR_TBL2	BR/ be E)
\$A2-A7	\$60FF00000004	PWR_TTL	BR/ Ri E)
\$A8-AD	\$60FF0000D8AA	PWR_TST	BR/ E) D' Ri
\$AE-B3	\$60FF0000D4B4	PWR_GO	BR/ Ei th D' Ni
\$B4-B9	all \$FF's		BR/
\$BA-BF	all \$FF's		BR/
\$C0-CF	all \$FF's		<res

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
\$70	\$06	SYPCCR_OR	Valu up/r
\$71	\$FF	SYPCCR_AND	Valu stor write halt
<p><b>NO</b></p> <p>Enabling the software watchdog with CPU32Bug itself to fail when the watchdog failure is constant RESETEing before RESETEing during execution of particular</p> <p>Disabling the bus monitor timeout per any unterminated bus cycle, i.e., access</p> <p>Changing the bus monitor timeout per problems with slow memory or if the 8-</p>			
\$72-73	\$8000	FCRYSTAL	Crys rate
\$74-77	\$FFFFFFFF	FEXTAL	Ext MO EXT valu

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
<b>ROM AUTO BC</b>			
\$78-7B	\$FFFFFFFF	RB_SP	ROI
\$7C-7F	\$FFFFFFFF	RB_PC	ROI Bit C
<b>CONSOLE DEFAULT TA</b>			
\$80-83	\$00001C0F	.PARMS	Par: D
\$84-85	\$2580	.BAUD	Bau
\$86	\$00	.PARITY	Pari
\$87	\$08	.DATA	Dat

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
<b>Console Default Table for S</b>			
\$88	\$01	.STOP	Stop
\$89	\$FF	.XON_ENB	XON
\$8A	\$11	.XON	XON
\$8B	\$13	.XOFF	XOF
<b>Periodic Inte</b>			
\$8C-8D	\$0642	.PICR	Peri D
\$8E-8F	\$0102	.PITR	Peri C fu m

## C.4 COMMUNICATION FORMATS

Not all combinations of data bits, parity, and s details the legal combinations that can be used w

**Table C-2. MCU SCI C**

Character Width	Parity	
7	None	
7	None	
7	Even	
7	Even	
7	Odd	
7	Odd	
8	None	
8	None	
8	Even	
8	Even	
8	Odd	
8	Odd	

**Table C-1. CPU32Bug Cust**

Offset	Default Value	Mnemonic	
<b>Initialization</b>			
\$D0-16F	all \$FF's	INITTBL	Initiali
<p>The Initialization Table is organized as following format:</p> <p style="text-align: center;">           &lt;ADDR&gt;    &lt;CNT/SZ&gt;    &lt;FILL&gt;    &lt;                                 4               1            0 1         </p> <p>Where:</p> <p>&lt;ADDR&gt;    is the destination address. start on a even address ( value (\$FFFFFFFF) term</p> <p>&lt;CNT/SZ&gt;    is the count/size code for</p> <p style="text-align: right;">           n    is the upper nibb                  number of &lt;DAT                  successive addres              s    is the lower nibb                  and the storage o                      1 = BYTE                      2 = WOR                      4 = LONG                    An invalid size c         </p> <p>&lt;FILL&gt;    is a dummy placeholder LONG WORD sized &lt; address (word) boundary data, otherwise it is one l</p> <p>&lt;DATA&gt;    is the byte, word, or lon to be stored starting at &lt; data bytes. If the data siz of &lt;DATA&gt; elements (n next Table entry will star</p>			

Table C-1. CPU32Bug Cust

Initialization Ta			
This entry format aligns with the normal automatically aligned on an an even address (w Thus the <FILL> byte is handled automatically			
	Rel.		
	<u>Addr</u>	<u>Contents</u>	<u>Label</u>
	0000	00FFFA21	
	0004	01	
	DATA		
	0005	04	
	0006	00FFFA21	
	000A	31	
	DATA		
	000B	04 22 47 FE	
Skips \$1F->	0010	00FFFA22	
	0014	02	
	DATA		
Skips \$15->	0016	0544	
	0018	00FFFA74	
	001C	04	
	DATA		
Skips \$1D->	001E	12345678	
	0022	00FFFA74	
	0026	04	
	DATA		
Skips \$27->	0028	12345678	
	002C	0002307F	
	0030	FFFFFFFF	
		Terminate	
The routine will also terminate before any atte end of the table. Thus the user can comple termination entry whose <ADDR> equals FILL			

Table C-1. CPU32Bug Cust

Offset	Default Value	Mnemonic	
Sign On Te			
\$170-1FF		SIGNON	Text
Default values shown in MASM assembly substituted for each space character (" ") to sho be preserved.			
SIGNON	DC.B	SIGN\$2-SIGN\$1	
SIGN\$1	DC.B	\$0D,\$0A,\$0A	
	DC.B	'CPU32Bug^Debugg	
	DCB.B	34,\$20	
	DC.B	\$0D,\$0A	
	DC.B	'^(C)^Copyright,^19	
	DCB.B	23,\$20	
SIGN\$2	EQU	*	

## C.8 PLATFORM BOARD (PFB) REV

PFB Rev. C boards have jumpers (J8 - J13) compatible with Rev. A, Rev. B or Rev. C BCC to Rev. B or C compatibility on a Rev. C PFB, all

**Table C-6. PFB Re**

BCC BOARD REVISION	PFB Rev. A	PFB Rev. B
BCC Rev. A	YES	NO
BCC Rev. B	NO	YES
BCC Rev. C	NO	YES
(1) The default when no jumper block is installed is F		

## C.5 BCC REV. A CHIP SELECTION

Table C-3 covers Rev. A of the M68332BCC Bu Platform Board.

**Table C-3. Rev. A Chi**

Signal	Board/Chip	
CSBOOT	BCC U4	CPU32Bug EPROM
CS0	BCC U3	read/write enable for
CS1	BCC U2	read/write enable for
CS2	PFB U1/U3	read enable for MSE
CS3	PFB U1	write enable for LSB
CS4	PFB U4	read enable for MSE
CS5	PFB U2	read enable for LSB
CS6	PFB U5	chip enable for MC6
CS7	<unused>	
CS8	PFB	ABORT pushbutton
CS9	<unused>	
CS10	PFB U3	write enable for MSE cut/jump U3-27 from
<p style="text-align: right;"><b>NO</b></p> <p>U1/U3 = 120 nsec RAM with fast termi</p> <p>U2/U4 = ROM laid-out wrong, can only</p>		

## C.6 BCC REV. B CHIP SELECTION

Table C-4 covers Rev. B of the M68332BC Platform Board.

**Table C-4. Rev. B Chip Selection**

Signal	Board/Chip	
CSBOOT	BCC U4	CPU32Bug EPROM
CS0	BCC U3	write enable for MSE
CS1	BCC U2	write enable for LSB
CS2	BCC U2/U3	read enable for MSE
CS3	<unused>	
CS4	PFB	ABORT pushbutton
CS5	PFB U5	chip enable for MC6 CS2 to CS5 required
CS6	PFB U2	read enable for LSB
CS7	PFB U4	read enable for MSE
CS8	PFB U1/U3	read enable for MSE
CS9	PFB U1	write enable for LSB
CS10	PFB U3	write enable for MSE

**NO**

U1/U3 = 120 nsec RAM with fast termi

U2/U4 = 250 nsec EPROM (or jumper :)

## C.7 BCC REV. C CHIP SELECTION

The table below covers Rev. C of the M68332BC Platform Board.

**Table C-5. BCC Rev. C Chip Selection**

Signal	Board/Chip	
CSBOOT	BCC U3	CPU32Bug EPROM
CSBOOT	BCC U4	CPU32Bug EPROM
CS0	BCC U1	write enable for MSE
CS1	BCC U2	write enable for LSB
CS2	BCC U3/U1	read enable for MSE
CS3	<unused>	
CS4	PFB	ABORT push-button
CS5	PFB U5	chip enable for MC6 CS2 to CS5 required
CS6	PFB U2	read enable for LSB
CS7	PFB U4	read enable for MSE
CS8	PFB U1/U3	read enable for MSE
CS9	PFB U1	write enable for LSB
CS10	PFB U3	write enable for MSE



Q: How can I get CPU32Bug to automatically e

A: Use the ROM Auto Boot Vectors (**RB\_SP** ar whereby CPU32Bug initializes itself and the counter (PC), thus starting execution of the u

## C.9 CPU32BUG QUESTIONS AND A

Q: How can I change the chip selections to fit m

A: Use the Chip Select Table parameters to cust two tables; an Old one for Rev. A BCC units selection is based upon whether good RAM i programmed using the Old Table values. Cor assignments. The chip selects designated for selects can be used if the corresponding resou correct table, or place them in both tables if y

Q: How can I change CPU32Bug to automatic Standby RAM Module on the MC68332, upo

A: Use the Initialization Table (INITTBL) to set will initialize the desired resource. The follow can be used to initialize the 2K Standby RAM \$80000 in unrestricted space and assumes the (MM bit in MCR register equals one). Remem the normal chip select initialization (via **PWL** after the normal chip select initialization.

Offset	Value	
\$D0	\$FFFFFFFF	Table
\$D4	\$00FFFB00	RAM
\$D8	\$02	Word
\$D9	\$FF	Filler
\$DA	\$0000	Word
\$DC	\$00FFFB04	RAM
\$E0	\$02	Word
\$E1	\$FF	Filler
\$E2	\$0800	Word
\$E4	\$FFFFFFFF	Table

Q: How can I change CPU32Bug so I don't have time I change my user program in the second

A: Change the **CODESIZE** parameter to \$1000 used in calculating the checksum. Or, disable unprogrammed state of all \$FF's, i.e., set the

Q: How can I change the Periodic Interrupt Tim functions?

A: Change the Periodic Interrupt Timer **.PITR** p parameter's value is placed into the PITR reg

Q: How can I change the default RS-232 commu number of data bits, stop bits, and XON/XOF

A: Use the Console Default Table for SCI (**.BAI** **.XON**, and **.XOFF**) to change these paramet

Q: How can I change the crystal frequency? Ca

A: Change the **FCRYSTAL** parameter to alter t Controlled Oscillator (VCO). To use an exter to the external clock frequency and the MOD CPU32Bug monitors the MODCLK\* signal : when calculating SCI baud rates.

Q: Why do certain baud rates fail to work after I clock?

A: There is an integral relationship between the rates, as per Section 5.6.3.1 SCI CONTROL Manual, MC68332UM/AD (or in the previou Manual, SIM32UM/AD), as defined by the f

$$\text{SCI baud} = \text{System}$$

where SCBR equals {1, 2, 3, ..., 8191}. For a between the Nominal Baud Rate and the Act be kept within 3% for reliable operation. Reli the ability of the communications hardware a device, such as found in the IBM-PC, might t

In summary, all baud rates may not be availa

Q: After I made the parameter change for an ext on header P2 by jumping pin 28 to 64, nothin signon message appears. Why doesn't it worl

A: The trace between pins 2 and 3 of jumper J1 over pins 1-2 of J1 before the external clock

Q: How can I change the number of data bytes i command?

A: Change the **SRECMAX** parameter to alter th efficient data S-records, but some loaders can view/edit as text files. Thus the default is set

Q: How can I move the register module base to MM bit in the Module Control Register (MC

A: Change the **MCR\_AND** parameter so the MI routine initializes the MCR register by first r parameter value and then AND'ing the result storing the resulting value back into the MCR

Q: How can I enable the Software Watchdog or controlled by the write-once System Protectio

A: Change the **SYPCR\_OR** and **SYPCR\_AND** placed into the SYPCR register. The **PWR\_I** first reading the register, OR'ing in the **SYPC** result with the **SYPCR\_AND** parameter valu SYPCR register. As the Software Watchdog values, some CPU32Bug commands may fail be serviced, which causes a system reset. If t message will never appear, as the MCU will